

The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

#### **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM<sup>™</sup> and SRAM, Traveo<sup>™</sup> microcontrollers, the industry's only PSoC<sup>®</sup> programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense<sup>®</sup> capacitive touch-sensing controllers, and Wireless BLE Bluetooth<sup>®</sup> Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

# 32-bit Microcontroller

CMOS

# FR60 MB91305 Series MB91305

# DESCRIPTION

MB91305 series is a single-chip microcontroller that has a 32-bit high-performance RISC CPU as well as builtin I/O resources for embedded controllers requiring high-performance and high-speed CPU processing.

MB91305 series is the most suitable for embedded applications, for example, DVD player, printer, TV, and PDP control, that require a high level of CPU processing power.

MB91305 series is an FR\*60 model that is based on the FR30/40 of CPUs. It has enhanced bus access and is optimized for high-speed use.

\*: FR, the abbreviation of FUJITSU RISC controller, is a line of products of Fujitsu Microelectronics Limited.

# FEATURES

### 1. FR CPU

- 32-bit RISC, load/store architecture, 5 stages pipeline
- With USB function (MOD =  $0000_B$ ) : operating frequency of 64 MHz [source oscillation at 48 MHz] 48 MHz / 3-divided  $\times$  4
- With no USB function (MOD =  $0010_B$ ) : operating frequency of 64 MHz [source oscillation at 16 MHz] 16 MHz × 4
- 16-bit fixed-length instructions (basic instructions), one instruction per cycle
- Memory-to-memory transfer, bit processing, instructions including barrel shift, etc. : instructions appropriate to embedded applications
- Function entry and exit instructions, multi load/store instructions of register contents : instructions corresponding to high-level languages
- · Register interlock function to facilitate assembly-language coding

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



### (Continued)

- Built-in multiplier/instruction-level support
  - Signed 32-bit multiplication : 5 cycles
  - Signed 16-bit multiplication : 3 cycles
- Interrupts (saving of PC and PS) : 6 cycles, 16 priority levels
- Harvard architecture enabling simultaneous execution of both program access and data access
- 4-word queues in the CPU provided to add an instruction prefetch function
- · Instructions compatible with the FR family

### 2. Bus Interface

This bus interface is used for external bus and internal macro USB function.

- Maximum operating frequency of 32 MHz
- 16-bit data input-output
- Totally independent 8-area chip select outputs that can be defined in the minimum units of 64K bytes. The  $\overline{CS2}$  and  $\overline{CS3}$  areas are reserved as shown below.  $\overline{CS0}$ ,  $\overline{CS1}$ , and  $\overline{CS4}$  to  $\overline{CS7}$  can be used only.
  - CS2 area : USB function
  - CS3 area : Unused
- Basic bus cycle (2 cycles)
- Automatic wait cycle generator that can be programmed for each area and can insert waits As CS2 and CS3 are reserved, the setting is fixed.
- 24-bit address can be fully output
- 8- and 16-bit data I/O
- Prefetch buffer installed
- Unused data and address pins can be used as general-purpose I/O and resource function.
- Support of interfaces for various memory modules Asynchronous SRAM, asynchronous ROM/Flash memory Page-mode ROM/Flash memory (a page-size of 1, 2, 4, or 8 can be selected) Burst-mode ROM/Flash memory (MBM29BL160D/161D/162D, etc.)
   SDRAM (or FCRAM type, CAS Latency1 to Latency8, 2/4 bank product) Address/data multiplexed bus (8-bit/16-bit width only)
- Basic bus cycle : 2 cycles
- Automatic wait cycle generator (Max 15 cycles) that can be programmed for each area
- External wait cycles due to RDY input
- Endian setting of byte ordering (big/little)

### Note : $\overline{CS0}$ area is only big endian.

- Write disable setting (read only area)
- Enable/disable set of capturing to the built-in cache
- Enable/disable set of prefetch function
- External bus arbitration using BRQ and BGRNT is enabled

### 3. Built-in Memory

64K bytes RAM of built-in F-bus

### 4. Instruction Cache Memory

- Instruction cache : 4K bytes
- 2 way set associative
- 128 blocks/way, 4 entries (4 words) /block
- Lock function allows specific program codes to stay resident in cache.
- Instruction RAM function : A part of the instruction cache not in use can be used as RAM for instruction execution

### 5. DMAC (DMA Controller)

- 5 channels (channels 1 and 2 are connected to the USB function.)
- 3 transfer sources (internal peripherals, software)
- Addressing mode with 32-bit full address specifications (increase, decrease, fixed)
- Transfer modes (demand transfer, burst transfer, step transfer, block transfer)
- Transfer data size that can be selected from 8, 16, and 32 bits

### 6. Bit Search Module (Used by REALOS)

Searches the location of the first bit of "1" or "0", or first changing bit, from the MSB in a word

### 7. 16-bit Reload Timer (Including One Channel for REALOS)

- 16-bit timer; 3 channels
- Internal clock that can be selected from those resulting from frequency divided by 2, 8, and 32

#### 8. UART

- Full-duplex double buffer
- 5 channels
- Parity or no parity can be selected.
- Either asynchronous (start-stop synchronization) or CLK synchronous communication can be selected.
- Built-in timer for dedicated baud rates
- An external clock can be used as the transfer clock.
- Plentiful error detection functions (parity, frame, overrun)

### 9. I<sup>2</sup>C Interface

- 4 channels (bridge function and pin function for 5 channels)
- Master/slave transmission and reception
- Clock synchronization function
- Transfer direction detection function
- Bus error detection function
- Supports standard mode (Max 100 kbps) and high-speed mode (Max 400 kbps) .
- Built-in FIFO function : each 16-byte sending/receiving
- Arbitration function
- · Slave address/general call address detection function
- Start condition repetitional occurrence and detection function
- 10-bit/7-bit slave address

### **10. Interrupt Controller**

- Total of 17 external interrupts (one unmaskable interrupt pin (NMI) and 16 regular interrupt pins (INT15 to INT0) )
- Interrupts from internal peripherals
- Priority level can be defined as programmable (16 levels) except for the unmaskable interrupt.
- Can be used for wake-up during stop.

### 11. 10-bit A/D Converter

- 10-bit resolution, 10 channels
- Sequential comparison and conversion type (conversion time : approx. 8.18 μs)
- Conversion modes (single conversion mode and scan conversion mode)
- Causes of startup (software and external triggers)

# 12. PPG

- 4 channels
- 16-bit data register with 16-bit down counter and cycle setting buffer
- Internal clock : Frequency-divide-by number selectable from 1, 4, 16, and 64



# 13. PWC

- 1 channel (1 input)
- 16-bit up counter
- Simple Low-pass digital filter

# 14. 16-bit Free-run Timer

- 16-bit 1 channel
- Input capture 4 channels

# 15. USB Function (Enabling/Disabling Function can be Selected by Mode Pin)

- USB2.0 full-speed, double buffer
- Configuration of FIFO for End point CONTROL IN/OUT, BULK IN/OUT, and INTERRUPT IN

# 16. Other Interval Timers

Watchdog timer


### 17. I/O Ports

Maximum of 98 ports

### 18. Other Features

- Has a built-in oscillation circuit as a clock source.
- **INIT** is provided as a reset pin.
- Additionally, a watchdog timer reset and software resets are provided.
- Stop mode and sleep mode supported as low-power consumption modes
- Gear function
- Built-in time-base timer
- Package : LQFP-176, 0.5 mm pitch, and 24 mm  $\times$  24 mm
- CMOS technology : 0.18  $\mu m$
- Power supply voltage : two sources (0.18  $\mu m)\,$  of 3.3 V  $\pm$  0.3 V and 1.8 V  $\pm$  0.15 V

#### ■ PIN ASSIGNMENT



# ■ PIN DESCRIPTION

# • Function pins

Pin no.	Pin name	l/O Type*	Function
169 to 176	D16 to D23	С	External data bus bit16 to bit23. They are available in the external bus mode.
10910170	P20 to P27	C	Can be used as ports in 8-bit external bus mode.
4 to 11	D24 to D31	С	External data bus bit24 to bit31. They are available in the external bus mode.
15	RD	Н	External bus read strobe output. This pin is enabled at external bus mode.
16	WR0/ DQMUU	Н	External bus write strobe output. This pin is enabled at external bus mode. When $\overline{WR}$ is used as the write strobe, it becomes the byte-enable pin (DQMUU).
17	WR1/ DQMUL	D	External bus write strobe output. The pin is enabled when $\overline{\text{WR1}}$ output is enabled in the external bus mode. When $\overline{\text{WR}}$ is used as the write strobe, it becomes the byte-enable pin (DQMUL).
	P30		General-purpose input/output port. The pin is enabled when the external bus write-enable output is disabled.
	CS0		Chip select 0 output. This pin is enabled at external bus mode.
18	P31	D	General-purpose input/output port. This pin is enabled in the single-chip mode.
19	CS1	D	Chip select 1 output. This function is enabled when chip select 1 output is enabled.
19	P32	D	General-purpose input/output port. This function is enabled when chip select 1 output is disabled.
20	CS4	D	Chip select 4 output. This function is enabled when chip select 4 output is enabled.
20	P33	D	General-purpose input/output port. This function is enabled when chip select 4 output is disabled.
21	CS5		Chip select 5 output. This function is enabled when chip select 5 output is enabled.
21	P34	- D	General-purpose input/output port. This function is enabled when chip select 5 output is disabled.
22	CS6	D	Chip select 6 output. This function is enabled when chip select 6 output is enabled.
22	P35	D	General-purpose input/output port. This function is enabled when chip select 6 output is disabled.
23	CS7	D	Chip select 7 output. This function is enabled when chip select 7 output is enabled.
20	P36	U	General-purpose input/output port. This function is enabled when chip select 7 output is disabled.

24         RDY P37         External ready input. This function is enabled when external ready input is enabled.           25         BGRNT P40         Acceptance output for external bus release. Outputs "L" when the external bus is released. This function is enabled when external outputs "L" when the external bus is released. This function is enabled when external bus release acceptance is disabled.           26         BRQ P40         Ceneral-purpose input/output port. This function is enabled when external bus release acceptance is disabled.           26         BRQ P41         External bus release request is disabled.           27         SYSCLK P42         External bus release request is disabled.           28         MCLKE P42         Ceneral-purpose input/output port. This function is enabled when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output hat is not pmode.)           28         MCLKE P42         Clock enable signal for SDRAM.           29         MCLK P43         Clock enable signal for SDRAM.           29         MCLK P44         Memory clock output. This function is enabled when memory clock output is disabled.           30         IBA SRAS         Address strobe output. This function is enabled when address strobe output is enabled. This outputs the same clock as the external bus operating frequency. (Output hats in sleep mode.)           31         SRAS         Address load output for burst flash memory. This function is enabled when address load output is disable	Pin no.	Pin name	l/O Type*	Function
P37         General-purpose input/output port. This function is enabled when external ready input is disabled.           25         BGRNT         Acceptance output for external bus release. Outputs "L" when the external bus is released. This function is enabled when external bus release acceptance is disabled.           26         P40         General-purpose input/output port. This function is enabled when external bus release acceptance is disabled.           26         BRQ         External bus release request input. function is enabled when external bus release request input foutput port. This function is enabled when the external bus release request is disabled.           27         SYSCLK         External bus release request input. function is enabled when the external bus release request is disabled.           27         SYSCLK         System clock output. This function is enabled when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)           28         MCLKE         Clock enable signal for SDRAM.           29         MCLK         Memory clock output this function is enabled when memory clock output is disabled.           29         MCLK         General-purpose input/output port. This function is enabled when memory clock output is disabled.           29         MCLK         Memory clock output tis disabled.           30         LBA         Address load output tor. This function is enabled when memory clock output is disabled.	24	RDY		
25       BGRNT       Dutputs "L" when the external bus is released. This function is enabled when output is enabled.         26       P40       General-purpose input/output port. This function is enabled when external bus release acceptance is disabled.         26       P41       External bus release request input. Input "1" to request release of the external bus. The function is enabled when input is enabled.         26       P41       External bus release request input. Input "1" to request release of the external bus. The function is enabled when input is enabled.         27       SYSCLK       System clock output. This function is enabled when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output haits in stop mode.)         28       MCLKE       General-purpose input/output port. This function is enabled when memory clock output is disabled.         29       MCLK       General-purpose input/output port. This function is enabled when memory clock output is disabled.         29       MCLK       General-purpose input/output port. This function is enabled when memory clock output is disabled.         29       MCLK       P44       General-purpose input/output port. This function is enabled when memory clock output is disabled.         30       EBA       Address stobe output. This function is enabled when memory clock output is disabled.         31       EAS       Address stope output. This function is enabled when address load output is disabled.	24	P37		
P40         release acceptance is disabled.           26         BRQ P41         External bus release request input. Input "1" to request release of the external bus. The function is enabled when input is enabled.           27         P41         External bus release request input. Input "1" to request release of the external bus. The function is enabled when input is enabled.           27         F41         SySCLK         System clock output. This function is enabled when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)           28         MCLKE         Clock enable signal for SDRAM.           28         MCLK         General-purpose input/output port. This function is enabled when memory clock output is disabled.           29         MCLK         Memory clock output. This function is enabled when memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.)           29         MCLK         Memory clock output. This function is enabled when memory clock output is disabled.           29         MCLK         Address strobe output. This function is enabled when memory clock output is disabled.           30         IBA         Address strobe output. This function is enabled when memory. Clock output is disabled.           31         IBA         Address advance output for burst flash memory. This function is enabled when address advance output tor burst flash memory. This function is enabled wh	25	BGRNT	D	Outputs "L" when the external bus is released. This function is enabled when
26BRQ P41Dbus. The function is enabled when input is enabled. General-purpose input/output port. This function is enabled when the external bus release request is disabled.27SYSCLK P42PSystem clock output. This function is enabled when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)28MCLKE P43Clock enable signal for SDRAM.28MCLKClock enable signal for SDRAM.29MCLK P44Memory clock output. This function is enabled when memory clock output is disabled.29MCLK P44Memory clock output. This function is enabled when memory clock output is disabled.30EBA SRASAddress strobe output. This function is enabled when address strobe output is enabled.31SCAS SCASDGeneral-purpose input/output port. This function is enabled when address load output is disabled.31SCAS SCASDClock enable signal for SDRAM.31SCASDGeneral-purpose input/output port. This function is enabled when memory clock output is disabled.31SCASDAddress strobe output. This function is enabled when address load output is disabled.31SCASDCas strobe signal for SDRAM. General-purpose input/output port. This function is enabled when address load output is disabled.31SCASDCAS strobe signal for SDRAM. General-purpose input/output port. This function is enabled when address load output is disabled.		P40		
P41General-purpose input/output port. This function is enabled when the external bus release request is disabled.27SYSCLKPSystem clock output. This function is enabled when system clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)28MCLKEGeneral-purpose input/output port. This function is enabled when system clock output is disabled.28MCLKEClock enable signal for SDRAM.29MCLKGeneral-purpose input/output port. This function is enabled when memory clock output is disabled.29MCLKMemory clock output. This function is enabled when memory clock output is disabled.29MCLKGeneral-purpose input/output port. This function is enabled when memory clock output is disabled.29MCLKGeneral-purpose input/output port. This function is enabled when memory clock output is disabled.30EAAAddress strobe output. This function is enabled when memory clock output is disabled.30EBAAddress strobe output. This function is enabled when address strobe output is enabled.31SCASP4531SCASCas strobe signal for SDRAM.31General-purpose input/output port. This function is enabled when address load output is enabled.31SCASDCAS strobe signal for SDRAM.31General-purpose input/output port. This function is enabled when address input/output is enabled.	26	BRQ		
27       SYSCLK       D       enabled. This outputs the same clock as the external bus operating frequency. (Output halts in stop mode.)         28       P42       General-purpose input/output port. This function is enabled when system clock output is disabled.         28       P43       D       Clock enable signal for SDRAM.         29       MCLKE       Clock output is disabled.       General-purpose input/output port. This function is enabled when memory clock output is disabled.         29       MCLK       D       General-purpose input/output port. This function is enabled when memory clock output is disabled.         29       MCLK       D       General-purpose input/output port. This function is enabled when memory clock output is disabled.         29       MCLK       D       General-purpose input/output port. This function is enabled when memory clock output is disabled.         29       P44       Address strobe output. This function is enabled when memory clock output is disabled.         30       IBA       Address strobe output. This function is enabled when address strobe output is enabled.         30       IBA       Address load output for burst flash memory. This function is enabled when address load output is disabled.         31       IBA       Address advance output for burst flash memory. This function is enabled when address load output is disabled.         31       IBA       Address advance output for burst flash memory	20	P41	D	
P42       output is disabled.         28       MCLKE       Clock enable signal for SDRAM.         29       P43       D       General-purpose input/output port. This function is enabled when memory clock output is disabled.         29       MCLK       P44       Memory clock output. This function is enabled when memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.)         P44       General-purpose input/output port. This function is enabled when memory clock output is disabled.         30       F44       Address strobe output. This function is enabled when address strobe output is enabled.         30       IBA       Address load output for burst flash memory. This function is enabled when address load output is enabled.         30       IBA       Address advance output for burst flash memory. This function is enabled when address load output is disabled.         31       SCAS       P45       Address advance output for burst flash memory. This function is enabled when address load output is disabled.         31       SCAS       P45       CAS strobe signal for SDRAM.         31       General-purpose input/output port. This function is enabled when address advance output is enabled.         31       SCAS       P45	27	SYSCLK	D	enabled. This outputs the same clock as the external bus operating frequency.
28P43DGeneral-purpose input/output port. This function is enabled when memory clock output is disabled.29MCLKAMemory clock output. This function is enabled when memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.)29P44General-purpose input/output port. This function is enabled when memory clock output is disabled.30IBAAddress strobe output. This function is enabled when address strobe output is enabled.30IBAAddress strobe output for burst flash memory. This function is enabled when address load output is enabled.31BAAAddress advance output for burst flash memory. This function is enabled when address advance output is enabled.31SCASDAddress advance output for burst flash memory. This function is enabled when address advance output is enabled.31SCASDCAS strobe signal for SDRAM. General-purpose input/output port. This function is enabled when address advance output is enabled.		P42		
P43       Decision purpose input output point. This function is enabled when memory clock output is disabled.         29       MCLK       D       Memory clock output. This function is enabled when memory clock output is enabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.)         29       P44       General-purpose input/output port. This function is enabled when memory clock output is disabled.         30       AS       Address strobe output. This function is enabled when address strobe output is enabled.         30       IBA       Address load output for burst flash memory. This function is enabled when address load output is enabled.         30       IBA       Address load output for SDRAM.         31       SCAS       P45         31       SCAS       D         Address advance output is enabled.       CAS strobe signal for SDRAM.         31       General-purpose input/output port. This function is enabled when address load output is enabled.		MCLKE		Clock enable signal for SDRAM.
MCLK P44Penabled. This outputs the same clock as the external bus operating frequency. (Output halts in sleep mode.)P44P44General-purpose input/output port. This function is enabled when memory clock output is disabled.30ASAddress strobe output. This function is enabled when address strobe output is enabled.30IBAAddress load output for burst flash memory. This function is enabled when address load output is enabled.30RASAddress load output for burst flash memory. This function is enabled when address load output is enabled.31BAAAddress advance output for burst flash memory. This function is enabled when address load output is enabled.31SCASDCAS strobe single for SDRAM. General-purpose input/output port. This function is enabled when address advance output is enabled.31SCASDCAS strobe signal for SDRAM. 	28	P43	D	
Image: P44       clock output is disabled.         Clock output is disabled.       Address strobe output. This function is enabled when address strobe output is enabled.         AS       Address strobe output. This function is enabled when address strobe output is enabled.         ABA       Address load output for burst flash memory. This function is enabled when address load output is enabled.         RAS strobe single for SDRAM.       General-purpose input/output port. This function is enabled when address load output is disabled.         BAA       Address advance output for burst flash memory. This function is enabled when address load output is disabled.         31       SCAS       D         BAA       D       CAS strobe signal for SDRAM.         CAS strobe signal for SDRAM.       CAS strobe signal for SDRAM.         BAA       D       CAS strobe signal for SDRAM.	29	MCLK	D	enabled. This outputs the same clock as the external bus operating frequency.
ASenabled.30IBAAddress load output for burst flash memory. This function is enabled when address load output is enabled.30SRASAddress load output for burst flash memory. This function is enabled when address load output is enabled.745General-purpose input/output port. This function is enabled when address load output is disabled.31BAAAddress advance output for burst flash memory. This function is enabled when address advance output is enabled.31SCASDCAS strobe signal for SDRAM. General-purpose input/output port. This function is enabled when address31SCASDCAS strobe signal for SDRAM. General-purpose input/output port. This function is enabled when address		P44		
30       LBA       A       address load output is enabled.         30       SRAS       RAS strobe single for SDRAM.         P45       General-purpose input/output port. This function is enabled when address load output is disabled.         31       BAA       Address advance output for burst flash memory. This function is enabled when address advance output is enabled.         31       SCAS       D       CAS strobe signal for SDRAM.         BA6       D       CAS strobe signal for SDRAM.		AS		
P45       General-purpose input/output port. This function is enabled when address load output is disabled.         31       BAA         31       SCAS         D       CAS strobe signal for SDRAM.         General-purpose input/output port. This function is enabled when address load	30	LBA	D	
P45       output is disabled.         output is disabled.       Output is disabled.         BAA       Address advance output for burst flash memory. This function is enabled when address advance output is enabled.         31       SCAS       D         CAS strobe signal for SDRAM.       General-purpose input/output port. This function is enabled when address		SRAS		RAS strobe single for SDRAM.
BAA       address advance output is enabled.         31       SCAS       D         CAS strobe signal for SDRAM.       General-purpose input/output port. This function is enabled when address		P45		
General-purpose input/output port. This function is enabled when address		BAA		
	31	SCAS	D	CAS strobe signal for SDRAM.
		P46		

Pin no.	Pin name	I/O Type*	Function	
	WR		Memory write strobe output. This function is enabled when write strobe output is enabled.	
32	SWE	D	Write output for SDRAM.	
	P47		General-purpose input/output port. This function is enabled when write strobe output is disabled.	
36 to 51	A0 to A15	Н	External address bus bit0 to bit15.	
EE to 60	A16 to A23	Ē	External address bus bit16 to bit23.	
55 to 62	P50 to P57	D	Can be used as ports when external address bus is not used.	
64	X0	^	Clock (oscillation) input.	
66	X1	A	Clock (oscillation) output.	
68	ĪNIT	В	External reset input (Reset to initialize settings)	
69 to 71	MD0 to MD2	I	These pins set the basic operating mode. Connect $V_{CC}$ or VSS.	
72	MD3	J	These pins set the basic operating mode. Connect Vcc or VSS.	
76, 77	AN0, AN1	М	Analog input pins.	
78 to 85	AN2 to AN9	F	Analog input pins.	
	PF0 to PF7		Can be used as ports when analog input pins are not used.	
86 to 88	ICS0 to ICS2	С	Status output pins for development tool.	
89 to 92	ICD0 to ICD3	L	Data input/output pins for development tool.	
93	IBREAK	J	Break pin for development tool.	
94	ICLK	D	Clock pin for development tool.	
95	TRST	В	Reset pin for development tool.	
99	SIN0	D	UART0 data input pin. This input is used continuously when UART0 is performing input. In this case, do not output to this port unless doing so intentionally.	
	P60	General-purpose input/output port.	General-purpose input/output port.	
100	SOUT0	D	UART0 data output pin. This function is enabled when UART0 data output is enabled.	
	P61		General-purpose input/output port.	
101	SCK0	D	UART0 clock input/output pin. This function is enabled when UART0 clock output is enabled.	
	P62		General-purpose input/output port.	

Pin no.	Pin name	l/O Type*	Function
102	SIN1	D	UART1 data input pin. This input is used continuously when UART1 is performing input. In this case, do not output to this port unless doing so intentionally.
	P63		General-purpose input/output port.
103	SOUT1	D	UART1 data output pin. This function is enabled when UART1 data output is enabled.
	P64		General-purpose input/output port.
104	SCK1	D	UART1 clock input/output pin. This function is enabled when UART1 clock output is enabled.
	P65		General-purpose input/output port.
105	SIN2	D	UART2 data input pin. This input is used continuously when UART2 is performing input. In this case, do not output to this port unless doing so intentionally.
	P70		General-purpose input/output port.
106	SOUT2	D	UART2 data output pin. This function is enabled when UART2 data output is enabled.
	P71		General-purpose input/output port.
107	SCK2	D	UART2 clock input/output pin. This function is enabled when UART2 clock output is enabled.
	P72		General-purpose input/output port.
108	SIN3	D	UART3 data input pin. This input is used continuously when UART3 is performing input. In this case, do not output to this port unless doing so intentionally.
	P73		General-purpose input/output port.
109	SOUT3	D	UART3 data output pin. This function is enabled when UART3 data output is enabled.
	P74		General-purpose input/output port.
110	SCK3	D	UART3 clock input/output pin. This function is enabled when UART3 clock output is enabled.
	P75		General-purpose input/output port.
111	SIN4	D	UART4 data input pin. This input is used continuously when UART4 is performing input. In this case, do not output to this port unless doing so intentionally.
	P80		General-purpose input/output port.
112	SOUT4	D	UART4 data output pin. This function is enabled when UART4 data output is enabled.
	P81		General-purpose input/output port.
			(Continued)

Pin no.	Pin name	I/O Type*	Function
113	SCK4	D	UART4 clock input/output pin. This function is enabled when UART4 clock output is enabled.
	P82		General-purpose input/output port.
114	SCL0	D	Clock I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P83		General-purpose input/output port.
115	SDA0	D	Data I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P84		General-purpose input/output port.
116	SCL1	D	Clock I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P90		General-purpose input/output port.
117	SDA1	D	Data I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P91	P91 General-purpose input/output port.	General-purpose input/output port.
118	SCL2	к	Clock I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P92		General-purpose input/output port.
119	SDA2	к	Data I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P93		General-purpose input/output port.
120	SCL3	к	Clock I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P94		General-purpose input/output port.
121	SDA3	к	Data I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P95		General-purpose input/output port.
122	SCL4	к	Clock I/O pin for I <sup>2</sup> C bus. This function is enabled when typical operation of I <sup>2</sup> C is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)
	P96	General-purpose input/output port.	

123         SDA4         K         Data I/O pin for IFC bus. This function is enabled when typical operation of FC is enabled. The port output must remain off unless intentionally turned on. (pseudo open drain output)           127         NMI         B         NMI (Non Maskable Interrupt) input           128 to 131         INT0 to INT3         G         External interrupt inputs. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.           132         INT4         G         External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.           132         INT4         General-purpose input/output port.           133         INT5         General-purpose input/output port.           133         INT5         General-purpose input/output port.           133         INT8         General-purpose input/output port.           136         INT8         General-purpose input/output port.           137         PB0         General-purpose input/output port.	Pin no.	Pin name	l/O Type*	Function
127       NMI       B       NMI (Non Maskable Interrupt) input         128 to 131       INT0 to INT3       G       External interrupt inputs. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         132       INT4       General-purpose input/output port.         133       INT4       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. When USB function is enabled (MD3, MD2, MD1, MD0 = 0000e). INT4 function is used only for the USB interrupt. Therefore, it is not possible to use it as an external interrupt pin.         133       INT5 to INT7       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         133       INT5       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         136       INT8       G       G         137       INT9       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         138       INT9       G       General-purpose input/output port.	123	SDA4	к	is enabled. The port output must remain off unless intentionally turned on.
128 to 131       INT0 to INT3       G       External interrupt inputs. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         132       INT4       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. When USB function is enabled (MD3, MD2, MD1, MD0 = 000e), INT4 function is used only for the USB interrupt. Therefore, it is not possible to use it as an external interrupt pin.         133       INT5       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. When USB function is used only for the USB interrupt. Therefore, it is not possible to use it as an external interrupt pin.         133       INT5 to INT7       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         136       INT8       G         137       INT8       G         138       INT8       G         137       INT9       G         138       INT9       G         139       INT10       G         139       FRCK       G         139       FRCK       G		P97		General-purpose input/output port.
128 to 131INT3Gcorresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.132INT4GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.132INT4GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.133INT5GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.133INT5GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.136INT8GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.137INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138INT10GExternal interrupt input. These inputs are used continuously when the	127	NMI	В	NMI (Non Maskable Interrupt) input
132       INT4       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. When USB function is enabled (MD3, MD2, MD1, MD0 = 0000e), INT4 function is used only for the USB interrupt. Therefore, it is not possible to use it as an external interrupt pin.         133 to 135       INT5 to INT7       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         133 to 135       INT5 to INT7       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         136       INT8       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         137       INT8       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         138       INT9       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         138       INT9       G       External interrupt input. These inputs are used continuously when the corresponding external	128 to 131	INT3		corresponding external interrupt is enabled. In this case, do not output to
132INT4Gcorresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. When USB function is enabled (MD3, MD2, MD1, MD0 = 0000-), INT4 function is used only for the USB interrupt. Therefore, it is not possible to use it as an external interrupt pin.133 to 135INT5 to 		PA0 to PA3		General-purpose input/output port.
133 to 135       INT5 to INT7       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         136       INT8       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         136       INT8       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         137       INT9       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         137       INT9       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         138       INT10       General-purpose input/output port.         138       ATRG       A/D converter external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         139       FRCK       G       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         139       FRCK </td <td>132</td> <td>INT4</td> <td>G</td> <td>corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. When USB function is enabled (MD3, MD2, MD1, MD0 = <math>0000_B</math>), INT4 function is used only for the USB</td>	132	INT4	G	corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. When USB function is enabled (MD3, MD2, MD1, MD0 = $0000_B$ ), INT4 function is used only for the USB
133 to 135INT 5 to INT 7Gcorresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.136PA5 to PA7General-purpose input/output port.136INT8GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.136INT8GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.137INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.137INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138INT10General-purpose input/output port.138ATRGGA/D converter external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139FRCKGExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139FRCKGExternal interrupt input. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.		PA4		General-purpose input/output port.
136INT8GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally. General-purpose input/output port.137INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.137INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138INT10General-purpose input/output port.138ATRGGExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138ATRGGA/D converter external integre input. These inputs are used continuously when using as A/D start trigger. In this case, do not output to these ports unless doing so intentionally.139INT11External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139FRCKGExternal interrupt in of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.	133 to 135		G	corresponding external interrupt is enabled. In this case, do not output to
136INT8Gcorresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.137PB0General-purpose input/output port.137INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.137INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138INT10General-purpose input/output port.138INT10External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138ATRGGPB2A/D converter external trigger input. These inputs are used continuously when using as A/D start trigger. In this case, do not output to these ports unless doing so intentionally.139INT11External interrupt input. These inputs are used continuously when using as external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139FRCKGExternal interrupt input fined. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.		PA5 to PA7		General-purpose input/output port.
137INT9GExternal interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.137PB1General-purpose input/output port.138INT10External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138INT10External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138ATRGGPB2A/D converter external trigger input. These inputs are used continuously when using as A/D start trigger. In this case, do not output to these ports unless doing so intentionally.PB2General-purpose input/output port.INT11External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139FRCKGFRCKExternal clock input pin of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.	136	INT8	G	corresponding external interrupt is enabled. In this case, do not output to
137INT9Gcorresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.137PB1General-purpose input/output port.138INT10External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138ATRGGA/D converter external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138ATRGGA/D converter external trigger input. These inputs are used continuously when using as A/D start trigger. In this case, do not output to these ports unless doing so intentionally.PB2General-purpose input/output port.INT11External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139FRCKGFRCKExternal clock input pin of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.		PB0		General-purpose input/output port.
INT10External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138ATRGGA/D converter external trigger input. These inputs are used continuously when using as A/D start trigger. In this case, do not output to these ports unless doing so intentionally.PB2General-purpose input/output port.INT11External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139FRCKGFRCKExternal clock input pin of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.	137	INT9	G	corresponding external interrupt is enabled. In this case, do not output to
INT10corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.138ATRGGA/D converter external trigger input. These inputs are used continuously when using as A/D start trigger. In this case, do not output to these ports unless doing so intentionally.PB2General-purpose input/output port.INT11External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139FRCKGFRCKExternal clock input pin of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.		PB1		General-purpose input/output port.
ATRG       when using as A/D start trigger. In this case, do not output to these ports unless doing so intentionally.         PB2       General-purpose input/output port.         INT11       External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.         139       FRCK       G         FRCK       External clock input pin of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.		INT10		corresponding external interrupt is enabled. In this case, do not output to
INT11External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139GExternal clock input pin of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.	138	ATRG	G	when using as A/D start trigger. In this case, do not output to these ports
INT11corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.139GExternal clock input pin of free-run timer. These inputs are used continuously when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.		PB2		General-purpose input/output port.
FRCK         when using as external clock input pin of free-run timer. In this case, do not output to these ports unless doing so intentionally.		INT11		corresponding external interrupt is enabled. In this case, do not output to
PB3 General-purpose input/output port.	139	FRCK	G	when using as external clock input pin of free-run timer. In this case, do not
		PB3	]	General-purpose input/output port.

Pin no.	Pin name	l/O Type*	Function
	INT12 to INT15		External interrupt input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
140 to 143	ICU0 to ICU3	G	Input capture input pins. These inputs are used continuously when selected as input capture inputs. In this case, do not output to these ports unless doing so intentionally.
	PB4 to PB7		General-purpose input/output port.
145	UDP	USB	+ pin of USB.
146	UDM	036	– pin of USB.
149 to 152	PPG0 to PPG3	D	PPG ch.0 to PPG ch.3 timer output.
149 10 132	PC0 to PC3		General-purpose input/output port.
	TOUT0		Data output of reload timer 0. This function is enabled when data output of reload timer 0 is enabled using port function register.
153	TRG0	D	External trigger input for PPG0 timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PC4		General-purpose input/output port.
154	TOUT1	D	Data output of reload timer 1. This function is enabled when data output of reload timer 1 is enabled using port function register.
	PC5		General-purpose input/output port.
	TOUT2		Data output of reload timer 2. This function is enabled when data output of reload timer 2 is enabled using port function register.
155	IOWR	D	Write strobe output for DMA fly-by transfer. This function is enabled when outputting a write strobe for DMA fly-by transfer is enabled.
	PC6		General-purpose input/output port.
450	RIN		PWC input. These inputs are used continuously when the corresponding external interrupt is enabled. In this case, do not output to these ports unless doing so intentionally.
156	IORD	D	Read strobe output for DMA fly-by transfer. This function is enabled when outputting a read strobe for DMA fly-by transfer is enabled.
	PC7		General-purpose input/output port.
157	DREQ0	D	External input for DMA transfer requests. This input is used continuously when the corresponding external input for DMA transfer requests are enabled. In this case, do not output to this port unless doing so intentionally.
	PD0		General-purpose input/output port.

158       DACK0       D       DMA external transfer request acceptance or when DMA external transfer request acceptance or up to the DMA external transfer request. This when external input for DMA transfer requests. This when external input for DMA transfer requests. This when external input for DMA transfer request acceptance or up to this port unless doing so intentional function (DMAC ch.1) cannot be used becau transfer. DREQ2 input is disabled.         160       DREQ1       External input for DMA transfer requests. This when external input for DMA transfer requests acceptance or up to this port unless doing so intentional function (DMAC ch.1) cannot be used becau transfer. DREQ2 input is disabled.         160       TIN0       Reload timer input. This input is used continut timer input is enabled. In this case, do not or unitentionally.         161       DACK1       DMA external transfer request acceptance or when DMA transfer request acceptance out when UMA tran		D pe*	Pin name	Pin no.
159       DEOPO       D       Completion output for DMA external transfer completion (DMAC ch.1) cannot be used becaut transfer. DREQ2 input is disabled.         160       TIN0       Reload timer input. This input is used continut timer input is enabled. In this case, do not ou intentionally.         PD3       General-purpose input/output port.         DACK1       DMA external transfer request acceptance output When using USB, this function (DMAC ch.1) used as USB data transfer. External transfer disabled.         161       TIN1       Reload timer input. This input is used continut timer input is enabled. In this case, do not ou intentionally.         162       PD4       General-purpose input/output port.         162       TIN2       Completion output for DMA external transfer is function (DMAC ch.1) cannot be used becaut transfer. External transfer is function (DMAC ch.1) cannot be used becaut transfer. External transfer EOP output of DM         162       TIN2       DEOP1       General-purpose input/output port.         163       DEOP1       General-purpose input/output for DMA external transfer is function (DMAC ch.1) cannot be used becaut t			DACK0	158
159       DEOPU       D       completion output for DMA external transfer is General-purpose input/output port.         160       DREQ1       External input for DMA transfer requests. This when external input for DMA transfer requests output to this port unless doing so intentional function (DMAC ch.1) cannot be used becau transfer. DREQ2 input is disabled.         160       D       External input for DMA transfer requests. This when external input for DMA transfer request output to this port unless doing so intentional function (DMAC ch.1) cannot be used becau transfer. DREQ2 input is disabled.         160       D       Reload timer input. This input is used continut timer input is enabled. In this case, do not ou intentionally.         PD3       General-purpose input/output port.         DACK1       DMA external transfer request acceptance output when using USB this function (DMAC ch.1) used as USB data transfer. External transfer         161       D       Reload timer input. This input is used continut timer input is enabled. In this case, do not ou intentionally.         161       D       General-purpose input/output port.         162       PD4       General-purpose input/output port.         162       DEOP1       Completion output for DMA external transfer is function (DMAC ch.1) cannot be used becau transfer. External transfer EOP output of DM         162       TIN2       D       Reload timer input. This input is used continut timer input is enabled. In this case, do not ou intentionally.         162		G	PD1	
160       DREQ1       External input for DMA transfer requests. Thi when external input for DMA transfer requests. Thi when external input for DMA transfer request output to this port unless doing so intentional function (DMAC ch.1) cannot be used becau transfer. DREQ2 input is disabled.         160       TIN0       Reload timer input. This input is used continut timer input is enabled. In this case, do not ou intentionally.         PD3       General-purpose input/output port.         DACK1       DMA external transfer request acceptance output when using USB, this function (DMAC ch.1) used as USB data transfer. External transfer disabled.         161       TIN1         DACK1       DMA external transfer request acceptance output when using USB, this function (DMAC ch.1) used as USB data transfer. External transfer disabled.         161       D         TIN1       General-purpose input/output port.         DACK1       DMA external transfer request acceptance output intentionally.         PD4       General-purpose input/output port.         162       DEOP1       Completion output for DMA external transfer is function (DMAC ch.1) cannot be used becau transfer. External transfer is function (DMAC ch.1) cannot be used becau transfer. External transfer EOP output of DM         162       TIN2       D       Reload timer input. This input is used continu timer input is enabled. In this case, do not ou intentionally.         PD5       General-purpose input/output port.       External input for DMA transfer requests. Th			DEOP0	159
160       DREQ1       when external input for DMA transfer request output to this port unless doing so intentional function (DMAC ch.1) cannot be used becaultransfer. DREQ2 input is disabled.         160       TIN0       Reload timer input. This input is used continuttimer input is enabled. In this case, do not ou intentionally.         PD3       General-purpose input/output port.         DACK1       DMA external transfer request acceptance output when using USB, this function (DMAC ch.1) used as USB data transfer. External transfer disabled.         161       TIN1       Reload timer input. This input is used continuttimer input is enabled. In this case, do not ou intentionally.         161       DACK1       DMA external transfer request acceptance output when using USB, this function (DMAC ch.1) used as USB data transfer. External transfer disabled.         161       TIN1       Reload timer input. This input is used continuttimer input is enabled. In this case, do not ou intentionally.         PD4       General-purpose input/output port.         162       TIN2       Completion output for DMA external transfer is function (DMAC ch.1) cannot be used becautransfer. External transfer EOP output of DM.         162       TIN2       Dentition (DMAC ch.1) cannot be used becautransfer. External transfer EOP output of DM.         162       TIN2       Dentition (DMAC ch.1) cannot be used becautransfer. External transfer EOP output of DM.         162       TIN2       Dentinput is enabled. In this case, do not ou intentionally		G	PD2	
TIN0Reload timer input. This input is used continu timer input is enabled. In this case, do not ou intentionally.PD3General-purpose input/output port.DACK1DMA external transfer request acceptance ou when DMA transfer request acceptance outp 	t is enabled. In this case, do not Ily. When using USB, this	W OI fu	DREQ1	160
Image: December 2 and the transfer request acceptance of when DMA transfer request acceptance outpower when DMA transfer request acceptance outpower owner DMA transfer requests. This is the transfer is the transfer is the transfer is the transfer. External transfer is the transfer is the transfer. External transfer is the transfer		tir	TINO	
Image: Text Provide the second structure of the		G	PD3	
TIN1       Reload timer input. This input is used continut timer input is enabled. In this case, do not ou intentionally.         PD4       General-purpose input/output port.         DEOP1       Completion output for DMA external transfer is function (DMAC ch.1) cannot be used becau transfer. External transfer EOP output of DM.         162       TIN2         PD5       General-purpose input/output port.         External input is enabled. In this case, do not ou intentionally.         PD5       General-purpose input/output port.	out is enabled. cannot be used because it is	W W Us	DACK1	161
162       DEOP1       Completion output for DMA external transfer is function (DMAC ch.1) cannot be used becautransfer. External transfer EOP output of DM.         162       TIN2       Reload timer input. This input is used continutimer input is enabled. In this case, do not ou intentionally.         PD5       General-purpose input/output for DMA transfer requests. This		R tir	TIN1	
162       DEOP1       completion output for DMA external transfer is function (DMAC ch.1) cannot be used becau transfer. External transfer EOP output of DM.         162       TIN2       Reload timer input. This input is used continu timer input is enabled. In this case, do not ou intentionally.         PD5       General-purpose input/output port.         External input for DMA transfer requests. This		G	PD4	
TIN2       Reload timer input. This input is used continuer timer input. This input is used continuer timer input is enabled. In this case, do not ou intentionally.         PD5       General-purpose input/output port.         External input for DMA transfer requests. This	s enabled. When using USB, this use it is used as USB data	co fu tra	DEOP1	
External input for DMA transfer requests. Thi	,	R tir	TIN2	162
		G	PD5	
DREQ2output to this port unless doing so intentional When using USB, this function (DMAC ch.2) used as USB data transfer. DREQ2 input is characterized	t is enabled. In this case, do not lly. cannot be used because it is	W OI W	DREQ2	163
TRG1       External trigger input for PPG1 timer. This in the corresponding timer input is enabled. In the port unless doing so intentionally.		E th	TRG1	
PE0 General-purpose input/output port.		G	PE0	

(Continued)


Pin no.	Pin name	I/O Type*	Function
164	DACK2	D	DMA external transfer request acceptance output. This function is enabled when DMA transfer request acceptance output is enabled. When using USB, this function (DMAC ch.2) cannot be used because it is used as USB data transfer. External transfer ACK output of DMA should be disabled.
	TRG2		External trigger input for PPG2 timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PE1		General-purpose input/output port.
165	DEOP2	D	Completion output for DMA external transfer. This function is enabled when completion output for DMA external transfer is enabled. When using USB, this function (DMAC ch.2) cannot be used because it is used as USB data transfer. External transfer EOP output of DMA should be disabled.
	TRG3		External trigger input for PPG3 timer. This input is used continuously when the corresponding timer input is enabled. In this case, do not output to this port unless doing so intentionally.
	PE2		General-purpose input/output port.


\* : For I/O circuit type, refer to "■ I/O CIRCUIT TYPES".

### • Power supply and GND pins


Pin no.	Pin name	Function
2, 13, 34, 53, 65, 97, 125, 147, 167	VSS	GND pins. Connect all pins at the same potential.
3, 14, 35, 54, 67, 98, 126, 148, 168	VDDI	1.8 V power supply pins. Connect all pins at the same potential.
1, 12, 33, 52, 63, 96, 124, 144, 166	VDDE	3.3 V power supply pins. Connect all pins at the same potential.
73	AVCC	Analog power supply pin for A/D converter
74	AVRH	Reference power supply pin for A/D converter
75	AVSS	Analog GND pin for the A/D converter


### ■ I/O CIRCUIT TYPES






DS07-16703-2E







# ■ HANDLING DEVICES

#### • Preventing a Latch-up

A latch-up can occur on a CMOS IC under following conditions. A latch-up, if it occurs, significantly increases the power supply current and may cause thermal destruction of an element. When you use a CMOS IC, be very careful not to exceed the maximum rating.

- When a voltage higher than VDDE or VDDI or a voltage lower than VSS is applied to an input or output pin. - When a voltage higher than the rating is applied between VDDE and VSS or between VDDI and VSS.

#### • Handling of Unused Input Pins

Do not leave an unused input pin open since it may cause a malfunction. Handle by, for example, using a pullup or pull-down resistor.

#### • Power Supply Pins

If more than one VDDE or VDDI or VSS pin exist, those that must be kept at the same potential are designed to be connected to one other inside the device to prevent malfunctions such as latch-up. Be sure to connect the pins to a power supply and ground external to the device to minimize undesired electromagnetic radiation, prevent strobe signal malfunctions due to an increase in ground level, and conform to the total output current rating. Given consideration to connecting the current supply source to VDDE or VDDI and VSS pin of the device at the lowest impedance possible.

It is also recommended that a ceramic capacitor of around 0.1  $\mu$ F be connected between VDDE and VSS or VDDI and VSS at circuit points close to the device as a bypass capacitor.

#### Quartz Oscillation Circuit

Noise near the X0 or X1 pin may cause the device to malfunction. Design printed circuit boards so that X0, X1, the quartz oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as near to one another as possible.

It is strongly recommended that printed circuit board artwork that surrounds the X0 and X1 pins with ground be used to increase the expectation of stable operation.

Please ask the Oscillation maker to evaluate the oscillational characteristics of the crystal and this device.

#### • Mode Pins (MD0 to MD3)

In order to prevent mistakes due to noise, and sending them into test mode, connect these pins as close to VDDE and VSS pins, and at as low an impedance as possible.

#### • Tool Reset Pins (TRST)

Be sure to input the same signal as the INIT when this pin is not used for the tool. The same processing is executed for the mass product.

#### Power-on

Immediately after power-on, be sure to apply setting initialization reset (INIT) with INIT pin.

Also immediately after power-on, keep the INIT pin at the "L" level until the oscillator has reached the required oscillation stabilization wait time. (For initialization by INIT from the INIT pin, the oscillation stabilization wait time is set to the minimum value.)

#### Source Oscillation Input at Power-on

At power-on, be sure to input a source clock until the oscillation stabilization wait time is reached.

#### • Precautions at Power-On/Power-Off

· Precautions when turning on and off VDDI pin and VDDE pin

To ensure the reliability of LSI devices, do not continuously apply only VDDE pin for about a minute when VDDI is off.

When VDDE pin is changed from off to on, the power noise may make it impossible to retain the internal state of the circuit.

Power-on : Supply voltage of VDDI pin  $\rightarrow$  analog  $\rightarrow$  Supply voltage of VDDE pin  $\rightarrow$  signal Power-off : Signal  $\rightarrow$  Supply voltage of VDDE pin  $\rightarrow$  analog  $\rightarrow$  Supply voltage of VDDI pin


• Indeterminate Output when the Power is Turned On

When turning on the power, the output pin may remain indeterminate until internal power supply becomes stable.

- Clocks
  - Notes on using external clock

When the external clock is used, in principle, supply a clock signal to the X0 pin and an opposite-phase clock signal to the X1 pin at the same time. However, in this case the STOP mode (oscillation stop mode) must not be used (This is because, in the STOP mode, the X1 pin stops at "H" output).

Example of using an external clock is illustrated in the following figure.



#### Limitations

Clock controller

Secure the stabilization wait time while "L" is input to INIT pin.

· Bit search module

Only word access is permitted for data register for detection 0 (BSD0), data register for detection 1 (BSD1), and data register for change point detection (BSDC).

• I/O port

Only byte access is permitted for ports.

• Low-power Consumption Mode

To switch to standby mode, use synchronous standby mode (set by the SYNCS bit, that is bit8 of the TBCR, timebase counter control register) and be sure to use the following sequence :

(LD1	#value_of_s	itanby, R0)
(LD1	#_STCR, R	12)
STB	R0, @R12	: Writing into the standby control register (STCR)
LDUB	@R12, R0	: STCR read for synchronous standby
LDUB	@R12, R0	: Dummy re-read of STCR
NOP		: NOP $ imes$ 5 for timing adjustment
NOP		

- When using the monitor debugger, do not :
  - Set a break point within the above sequence of instructions.
  - Step of the instructions within the above sequence of instructions.
- Prefetch

When allowing prefetch in the little endian area, only word access (32-bit) should be used to access the area. Byte access and halfword access are not working properly.

• Notes on using PS register

PS register is processed by some instructions in advance so that exception operations as stated below may cause breaks during interruption handling routine when using debugger and may cause updates to the display contents of PS flags.

In either case, this device is designed to carry out reprocessing properly after returning from such EIT events. The operations before and after EIT events are performed as prescribed in the specification.

- 1. The following operations may be performed when the instruction immediately followed by a DIV0V/DIV0S instruction is acceptance of a user interrupt/NMI, single-stepped, or breaks in response to an emulator menu.
  - (1) D0 and D1 flags are updated in advance.
  - (2) EIT handling routine (user interrupt/NMI, or emulator) is executed.
  - (3) After returning from the EIT, a DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as in (1).
- 2. The following operations are performed if each instruction from ORCCR, STILM, MOV Ri, and PS is executed to allow an interruption while user interrupt/NMI trigger exists.
  - (1) PS register is updated in advance.
  - (2) EIT handling routine (user interrupt/NMI) is executed.
  - (3) After returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in (1).

#### Watchdog Timer Function

The watchdog timer equipped in this model operates to monitor programs to ensure that they execute reset defer function within a certain period of time, and to reset the CPU if the reset defer function is not executed due to the program runaway. For that reason, once the watchdog timer function is enabled, it keeps its operation until it is reset.

By way of exception, the watchdog timer automatically defers a reset under the condition where the CPU program executions are stopped. For more details, refer to the description section of the watchdog timer function in "Hardware Manual".

If the system gets out of control and the situation becomes as mentioned above, watchdog reset may not be generated. In that case, please reset (INIT) from the external INIT pin.

#### • Note on using A/D

MB91305 series has a built-in A/D converter. Do not supply a voltage higher than VDDE to the AVCC.

· Software reset in synchronous mode

When software reset in the synchronous mode is used, the following two conditions must be satisfied before setting the SRST bit of the STCR (standby control register) to 0.

- Set the interrupt enable flag (I-Flag) to the interrupt disabled (I-Flag = 0).
- Do not use NMI.
- · Simultaneous occurrences of software break and user interrupt/NMI

If software break and user interrupt/NMI occur together, emulator debugger may:

- Stop at a point other than the programmed break points.
- Not reexecute properly after halting.

If such failures occur, use hardware break instead of software break. When using monitor debugger, do not set any break points within the corresponding instructions.

• Stepping of the RETI Instruction

In the environment where interruptions occur frequently during stepping, the RETI is executed repeatedly for the corresponding interrupt process routines after the stepping. As the result of it, the main routine and low interrupt-level programs are not executed. To avoid this situation, do not step the RETI instruction. Otherwise, perform debugging by disabling the interruptions when the debug on the corresponding interrupt routines becomes unnecessary.

Operand Break

Do not set the access to the areas containing the address of stack pointer as a target of data event break.


Sample Batch File for Configuration

When a program is downloaded to internal RAM to execute debug, be sure to execute the following batch file after reset.

#-----

# Set MODR (0x7fd) = Enable In memory + 16-bit External Bus set mem/byte 0x7fd = 0x5

# ■ BLOCK DIAGRAM



FUÏTSU

# ■ CPU AND CONTROL UNIT

#### **Internal Architecture**


The FR family is a high-performance core based on RISC architecture and advanced instructions for embedded applications.

# 1. Features

- RISC architecture used Basic instruction : One instruction per cycle
- 32-bit architecture General-purpose register : 32 bits × 16
- 4G bytes linear memory space
- Multiplier installed
   32-bit by 32-bit multiplication : 5 cycles
   16-bit by 16-bit multiplication : 3 cycles
- Enhanced interrupt processing function High-speed response : 6 cycles Support of multiple interrupts Level mask function : 16 levels
- Enhanced instructions for I/O operations Memory-to-memory transfer instruction Bit-processing instructions
- Efficient code Basic instruction word length : 16 bits
- Low-power consumption Sleep and stop modes
- Gear function


### 2. Internal Architecture

The FR family CPU uses the Harvard architecture, which has separate buses for instructions and data. A 32bit $\leftrightarrow$ 16-bit bus converter is connected to the 32-bit bus (F-bus), providing an interface between the CPU and peripheral resources. A Harvard $\leftrightarrow$ Princeton bus converter is connected to both the I-bus and D-bus, providing an interface between the CUP and bus controllers.




# 3. Programming Model

### Programming Model



# 4. Registers

#### General-purpose Registers



Registers R0 to R15 are general-purpose registers. These registers are used as an accumulator in an operation or a pointer in a memory access.

Of these 16 registers, the following are intended for special applications and therefore enhanced instructions are provided for them :

• R13:

Virtual accumulator (AC)

• R14 :

Frame pointer (FP)

• R15 :

Stack pointer (SP)

The initial value upon reset is undefined for R0 through R14 and is "00000000H" (SSP value) for R15.

• PS (Program Status)

The program status register (PS : Program Status) holds the program status. The PS register consists of three parts : ILM, SCR, and CCR. All undefined bits are reserved. During reading, "0" is always read. Writing is disabled.

bit20 bit16	bit10bit8 bit7 bit0
ILM	SCR CCR

#### • CCR (Condition Code Register)

$ S I N Z V C00XXX_B $

S : Stack flag

- This bit is cleared to "0" by a reset.
- Set this bit to "0" when the RETI instruction is executed.

I : Interrupt enable flag This bit is cleared to "0" by a reset.

N : Negative flag

The initial state of this bit upon reset is undefined.

Z : Zero flag

The initial state of this bit upon reset is undefined.

V : Overflow flag The initial state of this bit upon reset is undefined.

C : Carry flag The initial state of this bit upon reset is undefined.

# SCR (System Condition code Register)

D1, D0 : Step division flag

These bits hold the intermediate data obtained when step division is executed.

T : Step trace trap flag

This bit specifies whether the step trace trap is to be enabled.

The step trace trap function is used by an emulator. When an emulator is used, this function cannot be used in a user program.

#### • ILM (Interrupt Level Mask Register)

 bit20
 bit19
 bit18
 bit17
 bit16
 Initial value

 ILM4
 ILM3
 ILM2
 ILM1
 ILM0
 01111B

The interrupt level mask (ILM) register holds an interrupt level mask value. The value held in ILM register is used as a level mask.

This register is initialized to 15 (01111<sub>B</sub>) by a reset.

#### • PC (Program Counter)

bit31 bit0 Initial value XXXXXXXH

The program counter indicates the address of the instruction being executed.

The initial value upon reset is undefined.

#### • TBR (Table Base Register)

bit31	bit0	Initial value
		000FFC00н

The table base register holds the first address of the vector table to be used during EIT processing. The initial value upon reset is "000FFC00H".

#### • RP (Return Pointer)

bit31	bit0	Initial value	
		XXXXXXXXH	

The return pointer holds the return address from a subroutine.

When the CALL instruction is executed, the value of the PC is transferred to the RP.

When the RET instruction is executed, the contents of the RP are transferred to the PC.

The initial value upon reset is undefined.

#### • SSP (System Stack Pointer)

bit31 bit0 Initial value 0000000н

The SSP is the system stack pointer.

This register is used as an R15 general-purpose register if the S flag of the condition code register (CCR) is "0".

The SSP can also be specified explicitly.

This register is also used as a stack pointer that specifies a stack on which the contents of the PS and PC are to be saved if an EIT occurs.

The initial value upon reset is "0000000H".

#### • USP (User Stack Pointer)

bit	31 bit0	Initial value
		XXXXXXXXH

The USP is the user stack pointer.

This register is used as an R15 general-purpose register if the S flag of the condition code register (CCR) is "1".

The USP can also be specified explicitly.

The initial value upon reset is undefined.

This register cannot be used by the RETI instruction.

#### • MDH/MDL (Multiply & Divide register)

bi	t31 bit0	Initial value
MDH		XXXXXXXXH
MDL		XXXXXXX

MDH and MDL are the multiply and divide registers. Each register is 32-bit long.

The initial value upon reset is undefined.

# ■ MODE SETTINGS

For the FR family, set the operating mode using the mode pins (MD3, MD2, MD1 and MD0) and the mode register (MODR) .

### 1. Mode pins

Use the four mode pins (MD3, MD2, MD1, and MD0) to specify mode vector fetch.

The table below shows the specification related to the mode vector fetch.

	Mod	e pin		Mode name	Reset vector access	Remarks
MD3	MD2	MD1	MD0	wode name	area	itemarks
0	0	0	0	External ROM mode vector	External	With USB. Used at 48 MHz source oscillation.
0	0	1	0	External ROM mode vector	External	Without USB. Used at 16 MHz source oscillation.

Note : The setting other than that shown is prohibited. The single-chip mode is not supported.

### 2. Mode Register (MODR)

• Detailed explanation of the register

MODR	bit23	bit22	bit21	bit20	bit19	bit18	bit17	bit16	Initial value
Address 07FD⊦	0	0	0	0	0	ROMA	WTH1	WTH0	XXXXXXXXB
					Op	eration	mode s	etting bit	

Mode data is the data written to the mode register by a mode vector fetch.

After setting to the mode register (MODR) is completed, perform with the operation mode according to this register.

The mode register is set by all reset sources. Accordingly, user program cannot write data to the mode register.

• Detailed explanation of the mode data

In the save way of the reset vector, set the mode vector in the vector area.

Details of the mode data which sets to the mode vector is shown below.

<b>A b b c c c</b>	bit31	bit30	bit29	bit28	bit27	bit26	bit25	bit24	Initial value
Address FFFF8⊦	0	0	0	0	0	ROMA	WTH1	WTH0	XXXXXXXXB
					Ор	eration i	mode se	etting bit	

[bit31 to bit27] Reserved bits

Be sure to set " $00000_B$ " to these bits.

Operation when value other than "00000B" is set cannot be guaranteed.

[bit26] ROMA (Internal ROM enable bit)

This bit sets whether to enable internal ROM areas.

ROMA	Function	Remarks
0	External ROM mode *	Internal F-bus region (40000 <sub>H</sub> to 100000 <sub>H</sub> ) becomes an external region.
1	Internal ROM mode	Internal F-bus region (40000 ${\rm H}$ to 100000 ${\rm H})$ becomes access prohibited (setting disabled) .

\* : MB91305 series does not contain internal ROM. Use as external ROM mode (setting ROMA = 0).

[bit25, bit24] WTH1, WTH0 (Bus width specification bit)

Set the bus width specification in external bus mode.

This value is set by DBW1 and DBW0 bits of ACR0 (CS0 area) in the external bus mode.

WTH1	WTH0	Function	Remarks
0	0	8-bit bus width	External bus mode
0	1	16-bit bus width	External bus mode
1	0	32-bit bus width	External bus mode (setting disabled)
1	1	Single-chip mode *	Single-chip mode (setting disabled)

\*: not supported.

Note : Mode data set in mode vector must be allocated to "000FFFF8<sub>H</sub>" as a byte data. In the FR family, since big endian is used as byte endian, the data must be allocated to the most significant byte in bit31 to bit24 as shown below.

Address 000FFFF8H Mode Data XXXXXXXX XXXXXXXX Reset Vector		bit31	bit24	bit23	bit16	bit15	bit8	bit7	bit0
		Mode Data		XXXXXXXX		XXXXXXXX		XXXXXXXX	
	000FFFFCH	Reset Vector							

# MEMORY SPACE

#### 1. Memory Space

The FR family has a logical address space of 4G bytes (2<sup>32</sup> addresses), which the CPU accesses linearly.

#### • Direct addressing area


The areas in the address space listed below are used for input-output.

These areas are called the direct addressing area. The address of an operand can be directly specified in an instruction.

The size of the direct addressing area varies according to the size of data to be accessed :

- Byte data access : 000H to 0FFH
- Halfword data access : 000H to 1FFH
- Word data access : 000H to 3FFH

#### 2. Memory Map



Note : Internal RAM area of MB91305 series is "0003 0000H" to "0003 FFFFH".

# ■ I/O MAP

Shows the correspondence between the memory space area and the peripheral resource registers.

Reading the table

Address	Register				Plack
	+0	+1	+2	+3	Block
00000н		PDR1 [R/W] XXXXXXXX	PDR2 [R/W] XXXXXXXX	PDR3 [R/W] XXXXXXXX	T-unit Port Data Register
			egister after rese (column 1 of the	e register is at a	ddress 4n,

Note : The initial value of bits in a register are indicated as follows :

"1" : Initial value "1"

"0" : Initial value "0"

"X" : Initial value "X"

"-" : A physical register does not exist at the location.

Address		Black				
Address	+0	+1	+2	+3	– Block	
000000н to 00000Fн	_		_	_	Reserved	
000010н	PDR0[R/W] XXXXXXXX	PDR1[R/W] XXXXXXXX	PDR2[R/W] XXXXXXXX	PDR3[R/W] XXXXXXXX		
000014н	PDR4[R/W] XXXXXXXX	PDR5[R/W] XXXXXXXX	PDR6[R/W] XXXXXX	PDR7[R/W] XXXXXX	R-bus	
000018н	PDR8[R/W] XXXXXXXX	PDR9[R/W] XXXXXXXX	PDRA[R/W] XXX	PDRB[R/W] XXXXXXXX	<ul> <li>Port Data</li> <li>Register</li> </ul>	
00001Сн	PDRC[R/W] XXXXXXXX	PDRD[R/W] XXXXXX	PDRE[R/W] XXX	PDRF[R/W] XXXXXXXX		
000020н	ADCTH[R/W] XXXXXX00	ADCTL[R/W] 00000X00		I[R/W] 00000000		
000024н	ADA <sup>-</sup> XXXXXX00			T1[R] 00000000	-	
000028н	ADA <sup>-</sup> XXXXXX00			T3[R] ) 00000000		
00002Сн	ADA XXXXXX00			T5[R] ) 00000000	10-bit A/D converter	
000030н	ADA <sup>-</sup> XXXXXX00			T7[R] ) 00000000	_	
000034н	ADA <sup>-</sup> XXXXXX00			T9[R] ) 00000000	-	
000038н	TEST [R/W] 00000000				_	
00003Сн					Reserved	
000040н	HEIRR0 [R/W] 00000000	ENIR0 [R/W] 00000000		) [R/W] 00000	External interrupt	
000044н	DICR [R/W] 0	HRCL [R/W] 011111	_	_	DLYI/I-unit	
<b>000048</b> н	TMRLI XXXXXXXX	R0 [W] XXXXXXXX	TMR0 [R] XXXXXXXX XXXXXXX		16-bit	
00004Сн	_	_	TMCSR0 [R/W] 0000 00000000		Reload Timer 0	
000050н	TMRLI XXXXXXXX	R1 [W] XXXXXXXX		1 [R] XXXXXXXX	16-bit	
000054н	_	_		21 [R/W] 00000000	Reload Timer 1	

		Reg	ister		Block
Address -	+0	+1	+2	+3	Block
000058н		TMRLR2 [W]TMR2 [R]XXXXXXXX XXXXXXXXXXXXXXXX XXXXXXXX			16-bit
00005Cн	_			R2 [R/W] 00000000	Reload Timer 2
000060н	SSR0 [R/W] 00001000	SIDR0 [R]/ SODR0 [W] XXXXXXXX	SCR0 [R/W] 00000100	SMR0 [R/W] 000-0-	UART0
000064н	UTIM0 [R] (U 00000000		DRCL0 [W]	UTIMC0 [R/W] 000001	U-TIMER 0
000068н	SSR1 [R/W] 00001000	SIDR1 [R]/ SODR1 [W] XXXXXXXX	SCR1 [R/W] 00000100	SMR1 [R/W] 000-0-	UART1
00006Сн	UTIM1 [R] (U 00000000		DRCL1 [W]	UTIMC1 [R/W] 000001	U-TIMER 1
000070н	SSR2 [R/W] 00001000	SIDR2 [R]/ SODR2 [W] XXXXXXXX	SCR2 [R/W] 00000100	SMR2 [R/W] 000-0-	UART2
000074н	UTIM2 [R] (U 00000000		DRCL2 [W]	UTIMC2 [R/W] 000001	U-TIMER 2
000078н	SSR3 [R/W] 00001000	SIDR3 [R]/ SODR3 [W] XXXXXXXX	SCR3 [R/W] 00000100	SMR3 [R/W] 000-0-	UART3
00007Сн	UTIM3 [R] (U 00000000		DRCL3 [W]	UTIMC3 [R/W] 000001	U-TIMER 3
000080н	SSR4 [R/W] 00001000	SIDR4 [R]/ SODR4 [W] XXXXXXXX	SCR4 [R/W] 00000100	SMR4 [R/W] 000-0-	UART4
000084н	UTIM4 [R] (U 00000000		DRCL4 [W]	UTIMC4 [R/W] 000001	U-TIMER 4
000088н to 00008Сн	_	_		_	Reserved
000090н	PWCCL[R/W] 000000	PWCCH[R/W] 00-00000	-		
000094н	PWC XXXXXXXX		—		PWC
000098н	PWCC2[R/W] 000	Reserved	-		
00009Сн	PWC XXXXXXXX		-		

Address		Pleak				
Address	+0	+1	+2	+3	Block	
0000А0н	-	_	-			
0000А4н	_	_	-		Reserved	
0000А8н	-	_	-			
0000АСн	-	_	—			
0000В0н	IFN0 [R] 00000000	IFRN0 [R/W] 00000000	IFCR0 [R/W] 00-00000	IFDR0 [R/W] 00000000		
0000B4н	IBCR0 [R/W] 00000000	IBSR0 [R] 00000000		[R, R/W] 00000000	I <sup>2</sup> C interface ch.0	
0000B8н	ITMK0 00111111		ISMK0 [R/W] 01111111	ISBA0 [R/W] 00000000		
0000ВСн	—	IDAR0 [R/W] 00000000	ICCR0 [R/W] 00011111	—		
0000С0н	IFN1 [R] 00000000	IFRN1 [R/W] 00000000	IFCR1 [R/W] 00-00000	IFDR1 [R/W] 00000000		
0000C4н	IBCR1 [R/W] 00000000	IBSR1 [R] 00000000		[R, R/W] 00000000	I <sup>2</sup> C interface ch.1	
0000C8н	ITMK1 00111111		ISMK1 [R/W] 01111111	ISBA1 [R/W] 00000000	<sup>12</sup> C Intenace ch. I	
0000ССн		IDAR1 [R/W] 00000000	ICCR1 [R/W] 00011111	_	-	
0000D0н	IFN2 [R] 00000000	IFRN2 [R/W] 00000000	IFCR2 [R/W] 00-00000	IFDR2 [R/W] 00000000		
0000D4н	IBCR2 [R/W] 00000000	IBSR2 [R] 00000000		[R, R/W] 00000000	l²C interface ch.2	
0000D8н	ITMK2 00111111	[R/W] 11111111	ISMK2 [R/W] 01111111	ISBA2 [R/W] 00000000		
0000DCн	_	IDA2R [R/W] 00000000	ICCR2 [R/W] 00011111	_		
0000E0н	IFN3 [R] 00000000	IFRN3 [R/W] 00000000	IFCR3 [R/W] 00-00000	IFDR3 [R/W] 00000000		
0000E4н	IBCR3 [R/W] 00000000	IBSR3 [R] 00000000		[R, R/W] 00000000	12C interface of 2	
0000E8н	ITMK3 00111111		ISMK3 [R/W] 01111111	ISBA3 [R/W] 00000000	- I <sup>2</sup> C interface ch.3	
0000ECн		IDAR3 [R/W] 00000000	ICCR3 [R/W] 00011111	—		
0000F0н				—	Reserved	
0000F4н	TCDT 00000000	[R/W] 00000000	—	TCCS [R/W] 00000000	16-bit free-run timer	



Address		Disali			
Address	+0	+1	+2	+3	– Block
0000F8н	IPCP XXXXXXXX	1 [R] XXXXXXXX		P0 [R] XXXXXXXX	
0000FCн	IPCP3 [R] XXXXXXXX XXXXXXX			P2 [R] XXXXXXXX	16-bit input capture
000100н	_	ICS23 [R/W] 00000000	—	ICS01 [R/W] 00000000	
000104н					
000108н			_	_	Reserved
00010Сн					-
000110н	EIRR1 [R/W] 00000000	ENIR1 [R/W] 00000000		1 [R/W] 00000000	External interrupt
000114н to 00011Fн	_	_	-	_	Reserved
000120н				R0 [W] XXXXXXXX	DDC0
000124н	PDUT XXXXXXXX	O [W] XXXXXXXX	PCNH0 [R/W] 00000000	PCNL0 [R/W] 00000000	- PPG0
000128н	PTMR1 [R] 11111111 1111111			R1 [W] XXXXXXXX	DDC4
00012Сн	PDUT XXXXXXXX	<sup>-</sup> 1 [W] XXXXXXXX	PCNH1 [R/W] 00000000	PCNL1 [R/W] 00000000	- PPG1
000130н	PTMF 11111111			R2 [W] XXXXXXXX	DD00
00134н	PDUT XXXXXXXX	2 [W] XXXXXXXX	PCNH2 [R/W] 00000000	PCNL2 [R/W] 00000000	- PPG2
000138н	PTMF 11111111			R3[W] XXXXXXXX	5500
00013Cн	PDUT XXXXXXXX	T3 [W] XXXXXXXX	PCNH3 [R/W] 00000000	PCNL3 [R/W] 00000000	– PPG3
000140н to 0001FCн		Reserved			
000200н	DMACA0 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				DMAG
000204н	O		30 [R/W] 00000000 0000000	00	- DMAC
					(Continued)

Address	Register           +0         +1         +2         +3					
Address						
000208н	000	DMACA1 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00020Сн	(		31 [R/W] 00000000 0000000	0		
000210н	000		42 [R/W] KXXXXXXX XXXXX	«XX		
000214н	(		32 [R/W] 00000000 0000000	0		
000218н	000		A3 [R/W] XXXXXXXX XXXXX	«хх		
00021Cн	(		33 [R/W] 00000000 0000000	0	DMAC	
000220н	000		44 [R/W] XXXXXXXX XXXXXX	(XX		
000224н	(		34 [R/W] 00000000 0000000	0		
000228н						
00022Cн to 00023Cн		-	_			
000240н	0XX		R [R/W] XXXXXXXX XXXXX	ххх		
000244н to 0002FCн		-	_		Reserved	
000304н				ISIZE[R/W] 10	I-Cache	
000308н to 0003E0н	_				Reserved	
0003E4н	_			ICHCR[R/W] 0-000000	I-Cache	
0003E8н to 0003ECн	_	_	_		Reserved	

Address	Register					
Address	+0	+1	+2	+3	Block	
0003F0н	XXX	BSD XXXXX XXXXXXXX	0 [W] XXXXXXXX XXXX	xxxx		
0003F4н	D03F4H BSD1 [R/W] XXXXXXXX XXXXXXX XXXXXXXX XXXXXXXX					
0003F8н	XXX	BSD XXXXX XXXXXXXX	C [W] XXXXXXXX XXXX	xxxx	Module	
0003FCн	XXXX	BSR XXXXX XXXXXXXX	R [R] XXXXXXXX XXXX	xxxx		
000400н			DDR2 [R/W] 00000000	DDR3 [R/W] 0000		
000404н	DDR4 [R/W] 00000000	DDR5 [R/W] 00000000	DDR6 [R/W] 000000	DDR7 [R/W] 000000	R-bus	
<b>000408</b> н	DDR8 [R/W] 00000	DDR9 [R/W] 00000000	DDRA [R/W] 00000000	DDRB [R/W] 00000000	Port Direction Register	
00040Сн	DDRC [R/W] 00000000	DDRD [R/W] 000000	DDRE [R/W] 00	DDRF [R/W] 00000000		
000410н	PFR0 [R/W] 000000	PFR1 [R/W] 00000000	PFR2 [R/W] 00000	PFR3 [R/W] 0000		
<b>000414</b> н	PFR4 [R/W] 000	PFR5 [R/W] 11111111	PFR6 [R/W] 00000000	PFR7 [R/W] 000	R-bus	
<b>000418</b> н		PFR9 [R/W] 11111111		PFRB [R/W] 00011-0-	Port Function Register	
00041Cн	PFRC [R/W] 111111	PFRD [R/W] 101	PCRA [R/W] 00000000	PCRB [R/W] 00000000		
000420н to 00043Cн			_		Reserved	
000440н	ICR00 [R/W] 11111	ICR01 [R/W] 11111	ICR02[R/W] 11111	ICR03 [R/W] 11111		
000444н	ICR04 [R/W] 11111	ICR05 [R/W] 11111	ICR06 [R/W] 11111	ICR07 [R/W] 11111		
000448н	ICR08 [R/W] 11111	ICR09 [R/W] 11111	ICR10 [R/W] 11111	ICR11 [R/W] 11111		
00044Сн	ICR12 [R/W] 11111	ICR13 [R/W] 11111	ICR14 [R/W] 11111	ICR15 [R/W] 11111	Interrupt Controller	
000450н	ICR16 [R/W] 11111	ICR17 [R/W] 11111	ICR18 [R/W] 11111	ICR19 [R/W] 11111		
<b>000454</b> н	ICR20 [R/W] 11111	ICR21 [R/W] 11111	ICR22 [R/W] 11111	ICR23 [R/W] 11111		
<b>000458</b> н	ICR24 [R/W] 11111	ICR25 [R/W] 11111	ICR26 [R/W] 11111	ICR27 [R/W] 11111		

Aslahasas	Register				
Address	+0	+1	+2	+3	Block
00045Сн	ICR28 [R/W] 11111	ICR29 [R/W] 11111	ICR30 [R/W] 11111	ICR31 [R/W] 11111	
000460н	ICR32 [R/W] 11111	ICR33 [R/W] 11111	ICR34 [R/W] 11111	ICR35 [R/W] 11111	
000464н	ICR36 [R/W] 11111	ICR37 [R/W] 11111	ICR38 [R/W] 11111	ICR39 [R/W] 11111	Interrupt Controller
000468н	ICR40 [R/W] 11111	ICR41 [R/W] 11111	ICR42 [R/W] 11111	ICR43 [R/W] 11111	
00046Cн	ICR44 [R/W] 11111	ICR45 [R/W] 11111	ICR46 [R/W] 11111	ICR47 [R/W] 11111	
000470н to 00047Сн		-	_		Reserved
000480н	RSRR [R/W] 10000000 *2	STCR [R/W] 00110011 *2	TBCR [R/W] 00XXXX00 *1	CTBR [W] XXXXXXXX	- Clock Control
000484н	CLKR [R/W] 00000000 *1	WPR [W]	DIVR0 [R/W] 00000011 *1	DIVR1[R/W] 00000000 *1	CIOCK CONTROL
000488н					
00048Сн			—		-
000490н		_	—		-
000494н to 0005FCн		-	_		Reserved
000600н to 00063Fн		-	_		
000640н	ASR0 00000000 (			[R/W] 00000000 *1	
000644н	ASR1 XXXXXXXXX			[R/W] XXXXXXXX *1	
000648н	ASR2 XXXXXXXXX >			[R/W] XXXXXXXX <sup>*1</sup>	
00064Cн	ASR3 XXXXXXXXX			[R/W] XXXXXXXX *1	T-unit
000650н	ASR4 XXXXXXXXX			[R/W] XXXXXXXX <sup>*1</sup>	]
000654н	ASR5 XXXXXXXXX			ACR5 [R/W] XXXXXXX XXXXXXXX <sup>*1</sup>	
000658н	ASR6 XXXXXXXXX			[R/W] XXXXXXXX *1	



A ddrooo		Diask			
Address -	+0	+1	+2	+3	Block
00065Сн	ASR7 XXXXXXXXX		ACR7 XXXXXXXXX	[R/W] XXXXXXXX *1	
000660н	AWR0 01111111 1		AWR1 XXXXXXXXX	[R/W] XXXXXXXX *1	
000664н	AWR2 XXXXXXXXX		AWR3 XXXXXXXXX	[R/W] XXXXXXXX *1	
000668н	AWR4 XXXXXXXXX		AWR5 XXXXXXXXX	[R/W] XXXXXXXX *1	
00066Сн	AWR6 XXXXXXXXX		AWR7 XXXXXXXX	[R/W] XXXXXXXX *1	
000670н	MCRA [R/W] XXXXXXXX	MCRB [R/W] XXXXXXXX		_	T-unit
000674н					
000678н	IOWR0 [R/W] XXXXXXXX	IOWR1 [R/W] XXXXXXXX	IOWR2 [R/W] XXXXXXXX	_	
00067Сн					
000680н	CSER [R/W] 00000001	CHER [R/W] 11111111		TCR [R/W] 00000000	
000684н	RCR 00XXXXXX			_	
000688н to 0007F8н		-	_		Reserved
0007FCн	_	MODR [W] XXXXXXXX		_	_
000800н to 000AFCн			_		Reserved
000В00н	ESTS0 [R/W] X0000000	ESTS1 [R/W] XXXXXXXX	ESTS2 [R] 1XXXXXXX	_	
000В04н	ECTL0 [R/W] 0X000000	ECTL1 [R/W] 00000000	ECTL2 [W] 000X0000	ECTL3 [R/W] 00X00X11	
000В08н	ECNT0 [W] XXXXXXXX	ECNT1 [W] XXXXXXXX	EUSA [W] XXX00000	EDTC [W] 0000XXXX	DSU
000В0Сн	EWP 00000000			_	
000В10н	EDTR XXXXXXXX	0 [W] XXXXXXXX		R1 [W] XXXXXXXX	

Address					Block			
Address	+0 +1 +2 +3							
000В14н to 000В1Сн	to —							
000В20н	XXXX		0 [W] XXXXXXXX XXXXX	xxx				
000В24н	XXXX		1 [W] XXXXXXXX XXXXX	xxx				
000В28н	XXXX		2 [W] : XXXXXXXX XXXXX	xxx	-			
000В2Сн	XXXX		3 [W] XXXXXXXX XXXXX	xxx	-			
000В30н	XXXX		4 [W] XXXXXXXX XXXXX	xxx	-			
000В34н	xxxx		5 [W] XXXXXXXX XXXXX	xxx				
000B38н	XXXX		6 [W] : XXXXXXXX XXXXX	xxx				
000В3Сн	XXXX		7 [W] XXXXXXXX XXXXX	xxx	-			
000B40н	XXXX	EDTA [R/W] XXXXXXXX XXXXXXXX XXXXXXXXXXXXXXXXXXX						
000B44H	XXXX		1 [R/W] : XXXXXXXX XXXXX	xxx	-			
000B48н	xxxx		.0 [W] : XXXXXXXX XXXXX	xxx				
000B4Cн	XXXX		1 [W] XXXXXXXX XXXXX	xxx	-			
000В50н	XXXX		R [R/W] XXXXXXXX XXXXX	xxx				
000B54н	xxxx		R [R/W]	xxx	-			
000B58н	xxxx		10 [W] XXXXXXXX XXXXX	xxx				
000B5Cн	xxxx		11 [W] XXXXXXXX XXXXX	xxx				
000В60н	xxxx		ODM0 [W] XXXXXXXX XXXXX	xxx				
000B64н	xxxx		ODM1 [W] XXXXXXXX XXXXX	xxx				

	Block						
Address —	+0	+1	+2	+3	BIOCK		
000B68н	xxx	EOD0 [W] XXXXXXXX XXXXXXX XXXXXXX XXXXXXXX					
000В6Сн	xxx	EOD1 [W] XXXXXXXX XXXXXXXX XXXXXXXX XXXXXXXX					
000В70н to 000FFCн		—					
001000н	xxx		A0 [R/W] X XXXXXXXX XXXXX	xxx			
001004н	xxx		A0 [R/W] XXXXXXXX XXXXX	XXX			
001008н	xxx		A1 [R/W] X XXXXXXXX XXXXX	XXX	_		
00100Cн	XXX		A1 [R/W] X XXXXXXXX XXXXX	XXX			
001010н	xxx		A2 [R/W] X XXXXXXXX XXXXX	xxx	DMAC		
001014н	xxx		A2 [R/W] X XXXXXXXX XXXXX	xxx	- DMAC		
001018н	xxx		A3 [R/W] XXXXXXXX XXXXX	xxx			
00101Cн	xxx		A3 [R/W] XXXXXXXX XXXXX	XXX			
001020н	xxx		A4 [R/W] X XXXXXXXX XXXXX	XXX			
001024н	xxx		A4 [R/W] X XXXXXXXX XXXXX	xxx			
001028н to 007104н		-	_		Reserved		

\*1 : Register whose initial value depends on the reset level. The registers at the INIT level are indicated.

\*2 : Register whose initial value depends on the reset level. The registers at the INIT level due to the INIT pin are indicated.

\*3 : Reserved register. Access is disabled.

A data a a		Reg	ister		Plack
Address —	+0	+1	+2	+3	Block
00060000н		0o [R] XXXXXXXX		O0i [W] XX XXXXXXXX	
00060004н		D1 [R] XXXXXXXX		FO2 [W] XX XXXXXXXX	
00060008н		D3 [R] XXXXXXXX		-	
0006000Сн to 0006001Fн		-	_		
00060020н	-	_		IT1 [R/W] (X XXX00000	
00060024н		2 [R/W] K XXX00000		IT3 [R/W] XX XXX00000	
00060028н		4 [R/W] K XXX00000		IT5 [R/W] (X XXXX00XX	
0006002Сн	G002Сн         CONT6 [R/W]         CONT7 [R/W]           XXXXXXXX XXXX00XX         XXXXXXXX XXX00000				
00060030н		CONT8 [R/W]         CONT9 [R/W]           XXXXXXX XXX00000         0XX0XXXX 0XX0000			
00060034н		10 [R/W] X00000XX	TTSIZE [R/W] 00010001 00010001		USB Function
00060038н		E [R/W] 00010001	_		
0006003Сн		-			
00060040н		E0 [R] ( XXXX0000		_	
00060044н		E1 [R] X X0000000		_	
00060048н to 0006005Fн					
00060060H				1 [R/W] :00 00000000	
00060064н					
00060068 <sub>H</sub>		2 [R] K XXX00000		3 [R/W] XX XXX00000	
0006006Cн		[R/W] 0 0000000		5 [R/W] XX XX000000	

Address		Register					
Address	+0	+1	+2	+3	Block		
00060070н to 0006007Fн							
00060080н to 0006FFFBн							
0006FFFCн			USBRST -0		USB reset		

### ■ INTERRUPT SOURCE TABLE

	Interrupt	number	1			D
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	Address of TBR default	Resource number
Reset	0	00		3FCн	000FFFFCH	
Mode vector	1	01		3F8⊦	000FFFF8⊦	
Reserved for system	2	02		3F4⊦	000FFFF4н	
Reserved for system	3	03		3F0н	000FFFF0н	—
Reserved for system	4	04		ЗЕСн	000FFFECH	_
Reserved for system	5	05		3E8н	000FFFE8⊦	
Reserved for system	6	06		3E4н	000FFFE4H	_
No-coprocessor trap	7	07		3Е0н	000FFFE0H	
Coprocessor error trap	8	08		3DCн	000FFFDCн	_
INTE instruction	9	09		3D8н	000FFFD8н	—
Instruction break exception	10	0A		3D4н	000FFFD4н	
Operand break trap	11	0B		3D0н	000FFFD0н	—
Step trace trap	12	0C		3ССн	000FFFCCн	—
NMI request (tool)	13	0D		3С8н	000FFFC8н	—
Undefined instruction exception	14	0E		3C4н	000FFFC4н	—
NMI request	15	0F	15 (Fн) fixed	3C0н	000FFFC0н	
External interrupt 0	16	10	ICR00	3ВСн	000FFFBCн	_
External interrupt 1	17	11	ICR01	3В8н	000FFFB8н	
External interrupt 2	18	12	ICR02	3В4н	000FFFB4н	_
External interrupt 3	19	13	ICR03	3В0н	000FFFB0н	_
External interrupt 4 (USB-function)	20	14	ICR04	ЗАСн	000FFFACн	_
External interrupt 5	21	15	ICR05	3А8н	000FFFA8н	
External interrupt 6	22	16	ICR06	3А4н	000FFFA4н	
External interrupt 7	23	17	ICR07	3А0н	000FFFA0н	_
Reload timer 0	24	18	ICR08	39Сн	000FFF9Cн	8
Reload timer 1	25	19	ICR09	398н	000FFF98⊦	9
Reload timer 2	26	1A	ICR10	394н	000FFF94н	10
UART0 (Reception completed)	27	1B	ICR11	390н	000FFF90H	0
UART1 (Reception completed)	28	1C	ICR12	38Cн	000FFF8Cн	1
UART2 (Reception completed)	29	1D	ICR13	388н	000FFF88н	2
UART0 (Transmission completed)	30	1E	ICR14	384н	000FFF84н	3
UART1 (Transmission completed)	31	1F	ICR15	380н	000FFF80н	4



	Interrupt	number	Interrupt		Address of	Decourse
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	Address of TBR default	Resource number
UART2 (Transmission completed)	32	20	ICR16	37Сн	000FFF7Cн	5
DMAC0 (end or error)	33	21	ICR17	378н	000FFF78H	
DMAC1 (end or error)	34	22	ICR18	374н	000FFF74н	
DMAC2 (end or error)	35	23	ICR19	370н	000FFF70н	_
DMAC3 (end or error)	36	24	ICR20	36Cн	000FFF6Cн	_
DMAC4 (end or error)	37	25	ICR21	368н	000FFF68H	—
A/D	38	26	ICR22	<b>364</b> н	000FFF64H	—
PPG0	39	27	ICR23	360н	000FFF60H	_
PPG1	40	28	ICR24	35Cн	000FFF5Cн	—
PPG2	41	29	ICR25	<b>358</b> н	000FFF58н	—
PPG3	42	2A	ICR26	354н	000FFF54H	—
PWC	43	2B	ICR27	350н	000FFF50н	—
External interrupt 8/U-TIMER0	44	2C	ICR28	34Cн	000FFF4Cн	_
External interrupt 9/U-TIMER1	45	2D	ICR29	348н	000FFF48H	—
External interrupt 10/U-TIMER2	46	2E	ICR30	344н	000FFF44 <sub>H</sub>	—
Timebase timer overflow / U-TIMER3	47	2F	ICR31	340н	000FFF40H	_
External interrupt 11/U-TIMER4	48	30	ICR32	33Сн	000FFF3Cн	
16-bit free-run timer	49	31	ICR33	338н	000FFF38H	_
I <sup>2</sup> C ch.0	50	32	ICR34	334н	000FFF34н	
I <sup>2</sup> C ch.1	51	33	ICR35	330н	000FFF30н	
I <sup>2</sup> C ch.2	52	34	ICR36	32Сн	000FFF2Cн	
l²C ch.3	53	35	ICR37	328н	000FFF28н	_
UART3 (Reception completed)	54	36	ICR38	324н	000FFF24H	
UART4 (Reception completed)	55	37	ICR39	320н	000FFF20н	
UART3 (Transmission completed)	56	38	ICR40	31Cн	000FFF1Cн	
UART4 (Transmission completed)	57	39	ICR41	318н	000FFF18H	
External interrupt 12/Input capture 0	58	ЗA	ICR42	314н	000FFF14H	
External interrupt 13/Input capture 1	59	3B	ICR43	310н	000FFF10H	
External interrupt 14/Input capture 2	60	3C	ICR44	30Cн	000FFF0CH	
External interrupt 15/Input capture 3	61	3D	ICR45	308н	000FFF08H	_
Reserved for system	62	3E	ICR46	304н	000FFF04H	—
Delayed interrupt source bit	63	3F	ICR47	300н	000FFF00н	

	Interrupt	number	Interrupt			Deseures
Interrupt source	Decimal	Hexa- decimal	Interrupt level	Offset	Address of TBR default	Resource number
Reserved for system (used by REALOS)	64	40	_	2FCн	000FFEFCH	—
Reserved for system (used by REALOS)	65	41	_	2F8⊦	000FFEF8H	—
Reserved for system	66	42	—	2F4н	000FFEF4H	—
Reserved for system	67	43		2F0н	000FFEF0H	
Reserved for system	68	44	-	2ECн	000FFEECH	
Reserved for system	69	45		2E8н	000FFEE8H	—
Reserved for system	70	46		2E4н	000FFEE4H	
Reserved for system	71	47		2E0н	000FFEE0H	
Reserved for system	72	48		2DCн	000FFEDCH	—
Reserved for system	73	49		2D8н	000FFED8н	
Reserved for system	74	4A		2D4н	000FFED4н	—
Reserved for system	75	4B		2D0н	000FFED0н	—
Reserved for system	76	4C		2CCн	000FFECCн	
Reserved for system	77	4D		2C8н	000FFEC8н	
Reserved for system	78	4E		2C4н	000FFEC4н	—
Reserved for system	79	4F	—	2C0н	000FFEC0н	—
Used in INT instruction	80 to 255	50 to FF	_	2ВСн to 000н	000FFEBCн to 000FFC00н	_

### ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Rating

Parameter	Symbol	Rat	ting	Unit	Remarks
Faiameter	Symbol	Min	Max	Unit	Reindiks
Power supply voltage*1	Vdde	Vss - 0.5	Vss + 4.0	V	*2
Power supply voltage (Internal) *1	Vddi	Vss - 0.5	Vss + 2.2	V	*2
Analog power supply voltage*1	AVcc	Vss - 0.5	Vss + 4.0	V	*3
Analog reference voltage*1	AV <sub>RH</sub>	Vss - 0.5	Vss + 4.0	V	*3
Input voltage*1	Vı	Vss - 0.3	Vdde + 0.3	V	
Analog pin input voltage*1	VIA	Vss - 0.3	AVcc + 0.3	V	
Output voltage*1	Vo	Vss - 0.3	AVcc + 0.3	V	
"L" level maximum output current	lo∟		10	mA	*4
"L" level average output current	IOLAV		4	mA	*5
"L" level total maximum output current	ΣΙοι		100	mA	
"L" level total average output current	ΣΙοιαν		50	mA	*6
"H" level maximum output current	Іон		-10	mA	*4
"H" level average output current	Іонач		-4	mA	*5
"H" level total maximum output current	ΣІон		-50	mA	
"H" level total average output current	ΣΙοήαν		-20	mA	*6
Power consumption	PD		750	mW	
Operating temperature	Та	-10	+70	°C	
Storage temperature	Тѕтс		+150	°C	

\*1 : This parameter is based on  $AV_{SS} = V_{SS} = 0.0 V$ .

\*2 :  $V_{\text{DDE}}$  must not be lower than  $V_{\text{SS}} - 0.3$  V.

\*3 : Be careful not to exceed  $V_{DDE}$  + 0.3 V, for example, when power is turned on.

\*4 : Maximum output current determines the peak value of any one of corresponding pins.

- \*5 : Average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins.
- \*6 : Average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Parameter	Symbol	Va	lue	– Unit	Remarks
Parameter	Symbol	Min	Max		Remarks
Power auguly veltage	Vdde	3.0	3.6	V	
Power supply voltage	Vddi	1.65	1.95	V	
Analog power supply voltage	AVcc	Vss – 0.3	Vss + 3.6	V	
Analog reference voltage	AVrh	AVss	AVcc	V	
Operating temperature	Та	- 10	+70	°C	

#### 2. Recommended Operating Conditions

(Vss = AVss = 0 V)

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

#### 3. DC Characteristics

(1) CPU

Parameter	Sym-	Pin	Conditions		Value		Unit	Remarks
Parameter	bol	PIN	Conditions	Min	Тур	Max	Unit	Remarks
	Vін	D31 to D16		$0.7  imes V_{\text{DDE}}$		VDDE + 0.3	V	
"H" level input voltage	Vhis	Input ports except for D31 to D16		$0.8  imes V_{\text{DDE}}$	_	Vdde + 0.3	V	Hysteresis input
	Vı∟	D31 to D16	—	Vss		$0.25\times V_{\text{DDE}}$	V	
"L" level input voltage	Vils	Input ports except for D31 to D16		Vss		$0.2  imes V_{DDE}$	V	Hysteresis input
"H" level output voltage	Vон	All output pins	V <sub>DDE</sub> = 3.0 V Іон = -4.0 mA	$V_{\text{DDE}}-0.5$		Vdde	V	
"L" level output voltage	Vol	All output pins	Vdde = 3.0 V Iol = 4.0 mA	Vss		0.4	V	
Input leak current (High-Z output Leakage current)	lu	All input pins	Vdde = 3.6 V 0.45 V < Vi < Vdde	-5		+5	μΑ	
Pull-up resistance	Rup	*1	V <sub>DDE</sub> = 3.6 V VI = 0.45 V	12	25	100	kΩ	
Pull-down resistance	RDOWN	*2	V <sub>DDE</sub> = 3.6 V VI = 3.3 V	12	25	100	kΩ	
	lcc		fc = 16 MHz V <sub>DDE</sub> = 3.3 V V <sub>DDI</sub> = 1.8 V		120	180	mA	*3 When operating at 64 MHz
Power supply current	lccs	VDDE, VDDI	fc = 16 MHz V <sub>DDE</sub> = 3.3 V V <sub>DDI</sub> = 1.8 V	_	60	90	mA	at sleep
_	Іссн		Ta = +25 °C V <sub>DDE</sub> = 3.3 V V <sub>DDI</sub> = 1.8 V	_	200	1000	μΑ	at stop
Input capacitance	Сін	Other than VDDE, VSS AVCC and AVSS			10		pF	

(V\_{DDI} = 1.8 V  $\pm$  0.15 V, V\_{DDE} = AV\_{CC} = 3.3 V  $\pm$  0.3 V, V\_{SS} = AV\_{SS} = 0 V, Ta = -10 ~C to +70 ~C)

\*1 : Pins that the I/O circuit type is B and G

\*2 : Pins that the I/O circuit type is J

\*3 : Operation at internal clock speed of 64 MHz (input clock is multiplied by 4 via PLL) .

#### (2) USB


[1] DC characteristics

	(Vde	o = 1.8 V	$V \pm 0.15$ V, Vdde = AVc	$c = 3.3 \text{ V} \pm 0$	.3 V, Vss = A	AVss = 0 V,	Ta = -10	$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C}$												
Parameter	Sym-	Pin	Conditions		Value	Unit	Remarks													
Farameter	bol	FIII	Conditions	Min Typ		Max	Max													
"H" level output voltage	Vон		Іон = −100 μА	Vdde - 0.2		Vdde	V													
"L" level output voltage	Vol		Io <sub>L</sub> = 100 μA	0	_	0.2	V													
"H" level		Full Speed Vон = V <sub>DDE</sub> – 0.4 V	-20	_		~^^														
output voltage	Іон		Low Speed Voн = Vdde - 0.4 V	-6			mA													
"L" level	le:		Full Speed VoL = 0.4 V	20			~^^													
output voltage	lo∟		Low Speed VoL = 0.4 V	6			mA													
Output Short- circuit Current	los		_		_	300	mA	*1												
Input leak current	ILZ		—			±5	μΑ	*2												

\*1 : < Output Short-circuit Current los >

The output short-circuit current los is the maximum current that flows when the output pin is connected to VDDE or VSS pin (within the maximum rating).

Output Short-circuit Current : The output short-circuit current's value is the short-circuit current value of one pin in one side of the differential output pin. As this USB I/O buffer is a differential output, consider both of the pins.




FU

ITSU

DS07-16703-2E

#### \*2 : < Z leak current ILz measurement >

The input leak current ILZ indicates the leak current value when VDDE or VSS potential is impressed to bi-directional pin at high-impedance state of USB I/O buffer.



#### [2] DC Characteristics

Conform to USB Specification Revision 2.0 Full Speed Standard

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ t}$								
	Parameter	Symbol	Va	lue	Unit	Remarks		
	Falameter	Symbol	Min	Max	Onit	itemai ka		
	"H" level (driven)	Vін	2.0		V	*1		
Input Voltages	"L" level	VIL	_	0.8	V	*1		
	Differential Input Sensitivity	Vdi	0.2		V	*2		
	Common Mode Voltage	Vсм	0.8	2.5	V	*2		
	"L" level	Vol	0.0	0.3	V	*3		
Output Voltages	"H" level (driven)	Vон	2.8	3.6	V	*3		
Vollagoo	Differential Output Signal Voltage	Vcrs	1.3	2.0	V	*4		
	Bus Pull-Up Resistor on Upstream Port	Rpu	1.425	1.575	kΩ	$1.5 \text{ k}\Omega \pm 5\%$		
Terminations	Bus Pull-Down Resistor on Downstream Port	Rpd	1.425	1.575	kΩ	$1.5 \text{ k}\Omega \pm 5\%$		
	Termination Voltage for Upstream Port Pull-Up	Vterm	3.0	3.6	V	*5		

#### \*1 : < Input Levels V<sub>IH</sub> and V<sub>IL</sub> >

The switching-threshold voltage of the single-end-receiver in USB I/O buffer is set within the following range;  $V_{IL}$  (Max) = 0.8 V,  $V_{IH}$  (Min) = 2.0 V (TTL input standard).


And, to fall the noise sensitivity, a little hysteresis is set.

#### \*2 : < Input Levels VDI and VCM >

Reception of the USB differential data signal uses the differential-receiver.

The differential input sensitivity of the differential-receiver is 200 mV, when the difference voltage between the differential data input and local ground reference level is the following ranges; 0.8 V to 2.5 V.

The voltage range above is called the common mode input voltage range.



FU


#### \*3 : < Output Levels VoL and VoH >

The driver's output driving ability is set to following;

- at low state (VoL) : 0.3 V or less (vs. 3.6 V, 1.5 k $\Omega$  load)
- at high state (VoH) : 2.8 V or more (vs. ground, 1.5 k $\Omega$  load)

#### \*4 : < Output Levels VCRS >

The cross voltage range of the external differential output signal (D+/D-) in USB I/O buffer is from 1.3 V to 2.0 V.



\*5 : < Terminations VTERM >

Pull-up voltage for the upstream port is shown.

#### 4. AC Characteristics

#### (1) Clock timing ratings

Deremeter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks	
Parameter	Symbol	PIN	tions	Min	Max	Unit	Remarks	
Clock froguency (1)	£.,	X0		37.5	48	MHz		
Clock frequency (1)	fc	X1		12.5	16	MHz	Using PLL <sup>*1</sup>	
Clock cycle time	tc	X0			20.8	ns		
	ic	X1		_	62.5	ns		
Clock frequency (2)	fc	X0 X1		10	50	MHz	Self-oscillation (1/2 division input)	
Clock frequency (3)	fc	X0 X1		10	50	MHz		
Clock cycle time	tc	X0 X1		40	100	ns	At external clock	
Input clock pulse width	Р <sub>WH</sub> Рw∟	X0 X1		16		ns		
Input clock rising time and falling time	tcr tcr	X0 X1			8	ns	tcr + tcf	
	fср			3.125* <sup>2</sup>	64	MHz	CPU	
Internal operating clock frequency	fсрр	_		3.125* <sup>2</sup>	32	MHz	Peripheral	
	fсрт			3.125* <sup>2</sup>	32	MHz	External bus	
	tcp			15.6	1280* <sup>2</sup>	ns	CPU	
nternal operating clock cycle time	<b>t</b> CPP		—	31.2	1280* <sup>2</sup>	ns	Peripheral	
	tсрт			31.2	1280* <sup>2</sup>	ns	External bus	

\*1 : This value is as follows;

- With USB function (MD pin =  $0000_B$ )

: 37.5 MHz to 48 MHz And using USB: fixed to 48 MHz (operation at a maximum internal speed of 64 MHz by quadrupling a self-oscillation frequency of 48 MHz via PLL of divided by 3.)


- Without USB function (MD pin =  $0010_B$ ) : 12.5 MHz to 16 MHz

(operation at a maximum internal speed of 64 MHz by quadrupling a self-oscillation frequency of 16 MHz via PLL.)


\*2 : The values shown represent a minimum clock frequency of 12.5 MHz input at the X0 pin, using the oscillation circuit PLL and a gear ratio of 1/16.

12.5 [MHz]  $\times\,4$  (multiply)  $\,\times\,1/16$  (gear 1/16)  $\,=\,3.125$  [MHz]


#### • Conditions for measuring the clock timing ratings



#### Operation Assurance Range



#### • External/internal clock setting range




Notes : • When the PLL is used, the external clock input must fall between 12.5 MHz and 16 MHz.

 $\bullet$  Set the PLL oscillation stabilization wait time longer than 500  $\mu s.$ 

• The internal clock gear setting should not exceed the relevant value in the table in (1) "Clock timing ratings".

#### (2) Clock output timing

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$										
Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks			
Falameter	Symbol		tions	Min	Max					
Cycle time	tcyc	MCLK SYSCLK		tсрт	_	ns	*1			
$\begin{array}{l} MCLK (SYSCLK) \uparrow \\ \rightarrow \\ MCLK (SYSCLK) \downarrow \end{array}$	tснс∟	MCLK SYSCLK		1/2 × tcyc – 3	$1/2 \times t_{CYC} + 3$	ns	*2			
$\begin{array}{l} MCLK (SYSCLK) \downarrow \\ \rightarrow \\ MCLK (SYSCLK) \uparrow \end{array}$	tclcl	MCLK SYSCLK		1/2 × tcyc – 3	1/2 × tcyc + 3	ns	*3			



\*1 : tcyc is the frequency of one clock cycle after gearing.

\*2 : The ratings are for the gear ratio set to 1. For the ratings when the gear ratio is set to among 1/2, 1/4 and 1/8, substitute 1/2, 1/4 or 1/8 for n in the following equation.

 $t_{CHCL} = (1 / 2 \times 1 / n) \times t_{CYC} - 10$ 

\*3: The ratings are for the gear ratio set to 1.


#### (3) Reset and hardware standby input ratings

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Condi- tions	Va	lue	Unit	Remarks	
				Min	Мах	Unit	Remarks	
INIT input time (at power-on)	tintl			*		ns		
INIT input time (other than at power-on)		ĪNIT		$t_{CP}  imes 5$		ns		

\* : **INIT** input time (at power-on)

Ceramic oscillator :  $\phi \times 2^{15}$  or greater recommended Crystal :  $\phi \times 2^{21}$  or greater recommended  $\phi$  : At power on  $\geq$  "period of X0/X1"  $\times 2$ 




#### (4-1) Normal bus access read/write operation

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C})$ 

Devementer	Cumb al	Dim	Condi-	Va	lue	11	Demerice
Parameter	Symbol	Pin	tions	Min	Max	Unit	Remarks
CS0/CS1/CS4/CS5/ CS6/CS7 setup	<b>t</b> cslch	MCLK/SYSCLK		3	—	ns	
CS0/CS1/CS4/CS5/ CS6/CS7 hold	tсsнсн	CS0 to CS7		3	tcyc / 2 + 6	ns	
Address setup	<b>t</b> ASCH	MCLK/SYSCLK		3	—	ns	
Address hold	<b>t</b> снах	A23 to A0		3	tcyc / 2 + 6	ns	
Valid address $\rightarrow$ Valid data input time	<b>t</b> avdv	A23 to A0 D31 to D16		_	$3/2 \times t_{CYC} - 15$	ns	*1 *2
WR0, WR1 delay time	<b>t</b> CHWL	MCLK/SYSCLK		_	6	ns	
WR0, WR1 delay time	tснwн	WR0, WR1			6	ns	
WR0 , WR1 minimum pulse width	<b>t</b> wLwH	WR0, WR1		tcvc – 3	_	ns	
Data setup $\rightarrow \overline{\text{WRx}} \uparrow$	toswн	WR0, WR1		tcyc		ns	
$\overline{\text{WRx}} \uparrow \rightarrow \text{Data hold}$ time	<b>t</b> whdx	D31 to D16		5	—	ns	
RD delay time	<b>t</b> CHRL	MCLK/SYSCLK		_	6	ns	
RD delay time	<b>t</b> CHRH	RD			6	ns	
$\overline{RD} \downarrow \rightarrow$ Valid data input time	<b>t</b> rldv				tcvc – 15	ns	*1
Data setup → RD ↑ Time	<b>t</b> dsrh	RD D31 to D16		15	—	ns	
$\overline{RD} \uparrow \rightarrow Data  hold time$	<b>t</b> rhdx			0	—	ns	
RD minimum pulse width	<b>t</b> rlrh	RD		tcvc – 3	—	ns	
AS setup	<b>t</b> ASLCH	MCLK/SYSCLK		3	—	ns	
AS hold	<b>t</b> ASHCH	AS		3	—	ns	

\*1: When the bus timing is delayed by automatic wait insertion or RDY input, add the time (tcvc × the number of cycles added for the delay) to this rating.

\*2 : The ratings are for the gear ratio set to 1.
For the ratings when the gear ratio is set to among 1/2, 1/4 and 1/8, substitute 1/2, 1/4 and 1/8 for n in the following equation.
Maximum rating of tavdy : 3 / (2n) × tavd - 15




### (4-2) Multiplex bus access read/write operation


$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$								
Parameter	Symbol	Pin	Condi- tions	Value		Unit	Remarks	
				Min	Max	Unit	Reillarks	
D31 to D16 address setup time $\rightarrow$ MCLK (SYSCLK) $\uparrow$	<b>t</b> asch	MCLK/SYSCLK D31 to D16 (address)		3		ns		
MCLK (SYSCLK) $\uparrow \rightarrow$ D31 to D16 address hold time	<b>t</b> снах		_	3	tcvc / 2 + 6	ns		
D31 to D16 address setup time $\rightarrow \overline{\text{AS}} \uparrow$	<b>t</b> asash	AS D31 to D16 (address)		12	_	ns	*	
$\overline{\text{AS}} \uparrow \rightarrow$ D31 to D16 address hold time	<b>t</b> ashax			teve – 3	tcvc + 3	ns	*	

\* : At  $\overline{CS} \rightarrow \overline{RD}/\overline{WR}$  setup extension = 1

Note : Use the same rating as normal bus interface except for this rating.









#### (5) Ready input timings

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to} +70 ^{\circ}\text{C})$							
Parameter	Symbol	Pin	Condi- tions	Value		Unit	Remarks
				Min	Max	Unit	Remains
RDY setup time $\rightarrow$ MCLK (SYSCLK) $\downarrow$	trdys	MCLK SYSCLK RDY	_	10		ns	
MCLK (SYSCLK) $\downarrow \rightarrow$ RDY hold time	<b>t</b> rdyh	MCLK SYSCLK RDY		0	_	ns	



#### (6) Hold timing

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C}$								
Parameter	Symbol	Pin	Condi- tions	Value		Unit	Remarks	
				Min	Max	Onit	itemaiks	
BGRNT delay time	tchbgl	MCLK SYSCLK BGRNT			tcyc / 2 - 6	tcyc / 2 + 6	ns	
BGRNT delay time	tснвдн			tcyc / 2 - 6	tcyc / 2 + 6	ns		
Pin floating → BGRNT ↓ time	<b>t</b> xhal	BGRNT		tcyc – 10	tcvc + 10	ns		
$\begin{array}{l} \overline{\text{BGRNT}} \uparrow \rightarrow \\ \text{Pin valid time} \end{array}$	tнанv			tcyc – 10	tcvc + 10	ns		




#### (7) UART timing

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{Ta} = -10 \text{ }^{\circ}\text{C} \text{ to} +70 \text{ }^{\circ}\text{C})$ Value Symbol Unit Remarks Parameter Pin Conditions Min Max Serial clock cycle time SCK0 to SCK4 tscyc 8 tcycp ns  $SCLK \downarrow \rightarrow$ SCK0 to SCK4 -80 +80**t**slov ns SOUT0 to SOUT4 SOUT delay time Internal shift Valid SIN  $\rightarrow$ SCK0 to SCK4 clock mode 100 t<sub>IVSH</sub> ns SCLK ↑ SIN0 to SIN4  $SCLK \uparrow \rightarrow$ SCK0 to SCK4 tsHIX 60 ns valid SIN hold time SIN0 to SIN4 Serial clock SCK0 to SCK4 4 tcycp **t**shsl ns "H" Pulse Width Serial clock SCK0 to SCK4 4 tcycp **t**slsh ns "L" Pulse Width External  $SCLK \downarrow \rightarrow$ SCK0 to SCK4 shift clock 150 **t**sLov ns SOUT delay time SOUT0 to SOUT4 mode Valid SIN  $\rightarrow$ SCK0 to SCK4 tıvsн 60 \_\_\_\_ ns SCLK ↑ SIN0 to SIN4  $SCLK \uparrow \rightarrow$ SCK0 to SCK4 60 **t**shix ns valid SIN hold time SIN0 to SIN4

Notes : • Above ratings are for CLK synchronous mode.


• tcycp indicates the peripheral clock cycle time.



### (8) Timer clock input timing

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = AV_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = AV_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$							
Parameter	Symbol Pin		Conditions	Va	lue	Unit	Remarks
Farameter	Symbol Fin	F III	Conditions	Min	Мах	Unit	IVEIIIdi KS
Input pulse width	tтıwн tтıw∟	TIN0 to TIN2	—	2 tcycp	_	ns	

Note : tcycp indicates the peripheral clock cycle time.




## (9) Trigger input timing

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C})$ 


Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Tarameter	Symbol	FIII	Conditions	Min	Max	Onit	Remains
A/D activation trigger input time	tатg	ATRG	_	5 tcycp	_	ns	

Note : tcycp indicates the peripheral clock cycle time.



#### (10) DMA controller timing


 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C})$ Value Condi-Symbol Pin Unit Remarks Parameter tions Min Max DREQ input pulse width DREQ0 to DREQ2 5 tcyc **t**drwh ns \_\_\_\_ 6 tcldl MCLK/SYSCLK \_\_\_\_ DACK delay time ns DACK0 to DACK2 6 **t**CLDH \_\_\_\_ **t**CLEL 6 MCLK/SYSCLK \_\_\_\_ **DEOP** delay time ns DEOP0 to DEOP2 6 **t**CLEH \_\_\_\_ tclirl 6 \_\_\_\_ IORD delay time MCLK/SYSCLK ns 6 **t**CLIRH \_\_\_\_ 6 tcliwl \_\_\_\_ IOWR delay time MCLK/SYSCLK ns 6 **t**CLIWH \_\_\_\_



Note : The waveforms of DACKx and DEOPx are applied when the PFR register is set to FR30 compatible timing. When the setting is chip selection timing, the delay starts from the falling edge of MCLK/SYSCLK.

#### (11) USB interface

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$								
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
T arameter	Symbol		Conditions	Min	Тур	Max	onit	Remarks
Input clock	x0 X1 —			48* <sup>1</sup>		MHz	Self oscillation 2500 ppm accuracy*1	
	Tucyc	X0		40 ·	40			External input 2500 ppm accuracy*1
Output rising time	Tutfr	UDP/ UDM	Full Speed	4	_	20	ns	*2
Output falling time	Tutff	UDP/ UDM	Full Speed	4	_	20	ns	*2
Differential Rising and Falling Timing Matching	Tutfrfm	UDP/ UDM	Full Speed	90	_	111.11	%	*2
Driver Output Resistance	Tuzdrv	UDP UDM		28	_	44	Ω	*3



\*1 : AC characteristics for USB interface conform to USB Specification Revision 2.0 Full Speed Standard.

\*2 : < Driver Characteristics Tutfr, Tutff and Tutfrfm >

These are regulations of the rising / falling time of the differential data signal.

This time is defined at the time between 10% to 90% of the output signal voltage.

For full-speed buffer, Tutfr/Tutff is specified such that the Tutfr/Tutff ratio falls within  $\pm 10\%$  to minimize RFI radiation.

\*3 : < Driver Characteristics ZDRV >

The USB Full-speed connection is done by 90  $\Omega\pm$  15% of characteristic impedance (Z0).


It is connected through the shielded twist pair cable.

In this USB standard, both following conditions must be satisfied.

- The output impedance of USB Driver is from 28  $\Omega$  to 44  $\Omega.$
- To balance, discrete series resistor (Rs) is added.

The output impedance of USB I/O Buffer of this LSI is approx. 3  $\Omega$  to 19  $\Omega.$ 

Therefore, it is necessary to add the series resistance Rs of 25  $\Omega$  to 30  $\Omega$  (recommended value 27  $\Omega$ ).



### (12) I<sup>2</sup>C Timing

In the master mode operation

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to} +70 ^{\circ}\text{C})$								
Parameter	Sym-	Condition	Standar	d-mode	Fast-n	node*3	Unit	Remarks
	bol	Sonation	Min	Max	Min	Max	om	itema ka
SCL clock frequency	fsc∟		0	100	0	400	kHz	
"L" width of the SCL clock	<b>t</b> LOW		4.7		1.3		μs	
"H" width of the SCL clock	<b>t</b> high		4.0		0.6		μs	
Bus free time between a STOP and START condi- tion	tвus		4.7		1.3		μs	
$SCL \downarrow \rightarrow SDA$ output delay time	<b>t</b> dldat			$5 \times M^{*1}$		$5  imes M^{*1}$	ns	
Set-up time for a repeated START condition $SCL^{\uparrow} \rightarrow SDA^{\downarrow}$	<b>t</b> susta	R = 1 kΩ, C = 50 pF*4	4.7		0.6		μs	
Hold time for a repeated START condition $SDA\downarrow \rightarrow SCL\downarrow$	<b>t</b> hdsta		4.0	_	0.6		μs	The first clock pulse is gener- ated afterword.
Set-up time for STOP condition $SCL\uparrow \rightarrow SDA\uparrow$	<b>t</b> susto		4.0		0.6		μs	
SDA data input hold time (vs.SCL↓)	<b>t</b> hddat		$2 \times M^{*1}$		$2 \times M^{*1}$		μs	
SDA data input set-up time (vs.SCL↑)	<b>t</b> sudat		250		100*2		ns	

 $(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 \text{ }^{\circ}\text{C} \text{ to } +70 \text{ }^{\circ}\text{C})$ 

\*1 : M = Peripheral clock cycle (ns)

\*2 : To use high-speed mode I<sup>2</sup>C bus device for standard mode I<sup>2</sup>C bus system, it must satisfy the request condition (tsudat = 250 ns). If a device does not extend "L" period of the SCL signal, the following data must be output to the SDA line before 1250 ns (SCL line is opened, equal to SDA, SCL rising Max time + tsudata).

\*3 : To use it exceeding 100kHz, the peripheral clock is set to 6MHz or more.

\*4: R and C is the pull-up resistor and the load capacity for SCL and SDA output lines respectively.

In the slave mode operation

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, V_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C})$								
Parameter	Sym-	Condition	Standar	d-mode	Fast-n	node*3	Unit	Remarks
Farameter	bol	Condition	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	fsc∟		0	100	0	400	kHz	
"L" width of the SCL clock	<b>t</b> LOW		4.7		1.3		μs	
"H" width of the SCL clock	<b>t</b> high		4.0		0.6		μs	
$SCL \downarrow \to SDA$ output delay time	<b>t</b> dldat			5 × M*1		5 × M*1	ns	
Bus free time between a STOP and START condition	teus		4.7		1.3		μs	
SDA data input hold time (vs.SCL↓)	<b>t</b> hddat	R = 1 kΩ,	$2 \times M^{*1}$		$2 \times M^{*1}$		μs	
SDA data input set-up time (vs.SCL↑)	<b>t</b> sudat	C = 50 pF*4	250		100* <sup>2</sup>	_	ns	
Set-up time for a repeated START condition $SCL^{\uparrow} \rightarrow SDA^{\downarrow}$	<b>t</b> susta		4.7	_	0.6		μs	
Hold time for a repeated START condition $SDA\downarrow \rightarrow SCL\downarrow$	<b>t</b> hdsta		4.0		0.6		μs	The first clock pulse is gener- ated afterword.
Set-up time for STOP condition $SCL^{\uparrow} \rightarrow SDA^{\uparrow}$	<b>t</b> susto		4.0		0.6		μs	

\*1 : M = Peripheral clock cycle (ns)


\*2 : To use high-speed mode I<sup>2</sup>C bus device for standard mode I<sup>2</sup>C bus system, it must satisfy the request condition (tsudat = 250 ns). If a device does not extend "L" period of the SCL signal, the following data must be output to the SDA line before 1250 ns (SCL line is opened, equal to SDA, SCL rising Max time + tsudata).

\*3 : To use it exceeding 100kHz, the peripheral clock is set to 6MHz or more.

\*4 : R and C is the pull-up resistor and the load capacity for SCL and SDA output lines respectively.

## (13) SDRAM Timing

(V <sub>DDI</sub> = 1.8 V $\pm$ 0.15 V, V <sub>DDE</sub> = AV <sub>CC</sub> = 3.3 V $\pm$ 0.3 V, V <sub>SS</sub> = AV <sub>SS</sub> = 0 V, Ta = -10 °C to +70 °C							
Parameter	Symbol	Pin	Condi-	Va	lue	Unit	Remarks
Falameter	Symbol	F III	tions	Min	Max	Onit	itema ka
Output clock cycle time	tcycsd				32	MHz	
"H" level clock pulse width	<b>t</b> CHSD	MCLK	—	12		ns	
"L" level clock pulse width	<b>t</b> CLSD			12		ns	
MCLK $\uparrow \rightarrow$ output delay time	todsdcke	MCLKE		_	15	ns	
Output hold time	tohsdcke	IVICLKE		2		ns	
MCLK $\uparrow \rightarrow$ output delay time	todsdras	SRAS		_	15	ns	
Output hold time	tohsdras	SKAS		2		ns	
MCLK $\uparrow \rightarrow$ output delay time	todsdcas	SCAS		_	15	ns	
Output hold time	tohsdcas	SCAS		2		ns	
MCLK $\uparrow \rightarrow$ output delay time	todsdwe	SWE		_	15	ns	
Output hold time	<b>t</b> ohsdwe	SVVE		2		ns	
MCLK $\uparrow \rightarrow$ output delay time	todsdcs	CS6		_	15	ns	
Output hold time	tonsdcs	CS7		2		ns	
MCLK $\uparrow \rightarrow$ output delay time	<b>t</b> odsda	A00 to A15		_	15	ns	
Output hold time	<b>t</b> ohsda	A00 to A15		2		ns	
MCLK $\uparrow \rightarrow$ output delay time	<b>t</b> odsddqm	DQMUU			15	ns	
Output hold time	<b>t</b> ohsddqm	DQMUL		2		ns	
MCLK $\uparrow \rightarrow$ output delay time	todsdd				15	ns	
Output hold time	<b>t</b> ohsdd	D16 to D31		2		ns	
Data input setup time	tissdd			15		ns	
Data input hold time	<b>t</b> ihsdd	D16 to D31		2		ns	



### 5. Electrical Characteristics for the A/D Converter

$(V_{DDI} = 1.8 \text{ V} \pm 0.15 \text{ V}, \text{ V}_{DDE} = \text{AV}_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ Ta} = -10 ^{\circ}\text{C} \text{ to} +70 ^{\circ}\text{C})$							
Parameter	Symbol	Pin		Value	Unit		
Farameter	Symbol	ГШ	Min	Тур	Max	Onit	
Resolution	_	_	—		10	BIT	
Total error	—				± 5.5	LSB	
Nonlinear error	—				± 3.5	LSB	
Differential linear error					± 2.0	LSB	
Zero transition voltage	Vot	AN0 to AN9	AVSS – 4.0 LSB		AVSS + 6.0 LSB	V	
Full-scale transition voltage	Vfst	AN0 to AN9	AVRH – 5.5 LSB		AVRH + 3.0 LSB	V	
Conversion time	—		8.18* <sup>1</sup>	—	_	μs	
Analog port input current	Iain	AN0 to AN9		0.1	10	μΑ	
Analog input voltage	Vain	AN0 to AN9	AVSS	_	AVRH	V	
Reference voltage		AVRH	AVSS		AVCC	V	
Dower output	la	AVCC		3.6		mA	
Power supply current	Іан	AVCC			10*2	μA	
Potoronco voltago supply surrent	IR	AVRH	—	600	—	μΑ	
Reference voltage supply current	IRH	AVKU	_	_	10*2	μΑ	
Variation between channels		AN0 to AN9	_		5	LSB	

\*1 : For  $V_{\text{DDI}}$  = 1.8 V  $\pm$  0.15 V,  $V_{\text{DDE}}$  = AVcc = 3.3 V  $\pm$  0.3 V, peripheral clock = 32 MHz


\*2 : Current when A/D converter not operating ( $V_{DDE} = AV_{CC} = AVRH = 3.6 V$ ,  $V_{DDI} = 1.95 V$ )

Notes : • The relative error increases as | AVRH - AVss | becomes smaller.

• If the output impedance of the external circuit is too high, the analog voltage sampling time may be insufficient.

### • About the external impedance of the analog input and its sampling time

A/D converter with sample & hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. And if the sampling time cannot be sufficient, connect a capacitor of approx. 0.1  $\mu$ F to the analog input pin.



About the error

The relative error is greater as | AVRH–AVss | becomes smaller.

### Definition of A/D converter terms

Resolution


Analog variation that is recognized by an A/D converter.

• Linearity error

The deviation between the actual conversion characteristics and a straight line connecting the device's zero transition point ("000000000"  $\leftrightarrow \rightarrow$  "000000001") and full-scale transition point ("1111111110"  $\leftarrow \rightarrow$  "1111111111").


• Differential linear error

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.




### • Total error


This error indicates the difference between actual and ideal values, including the zero transition error/full-scale transition error/linearity error.



### ■ EXAMPLE CHARACTERISTICS



(Continued)




FUÏTSU

Note : Not including USB I/O

(Continued)







Note : Not including USB I/O

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB91305PMC	176-pin plastic LQFP (FPT-176P-M07)	

### PACKAGE DIMENSION






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
_	_	Changed the series name; MB91305 $\rightarrow$ MB91305 series
37	■ I/O MAP	Added "*3" to DRCL0-to-DRCL4 registers at address 000064н, 00006Сн, 000074н, and 00007Сн
42		Changed the initial value of the WPR register at address 000484 $_{\rm H}$ XXXXXXX $\rightarrow$ *3
45		Added "*3: Reserved register. Access is disabled."
53	<ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>3. DC Characteristics</li> <li>(1) CPU</li> </ul>	Changed the Remarks of the power supply current (Icc) Deleted the "(Multiply by 4)"
56	3. DC Characteristics (2) USB	Changed Revision of USB Specification Revision 1.1 $\rightarrow$ Revision 2.0 Full Speed Standard
59	<ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>4. AC Characteristics</li> <li>(1) Clock timing ratings</li> </ul>	Changed the internal clock frequency in "• Operation Assurance Range" $66 \rightarrow 64 \text{ MHz}$ $33 \rightarrow 32 \text{ MHz}$
60		Changed the frequency of the internal clock and the external clock input in "• External/internal clock setting range" Internal clock: $16.5 \rightarrow 16$ External clock input: $12.5$ MHz – $16.5$ MHz $\rightarrow$ 12.5 MHz – $16$ MHz
75	4. AC Characteristics (11) USB interface	Changed Revision of USB Specification Revision 1.1 $\rightarrow$ Revision 2.0 Full Speed Standard
77, 78	4. AC Characteristics (12) I <sup>2</sup> C Timing	Changed the name of the operating clock resource clock $\rightarrow$ peripheral clock
79, 80	4. AC Characteristics (13) SDRAM Timing	$\frac{\text{Changed the pin name}}{\text{SWR}} \rightarrow \frac{\text{SWE}}{\text{SWE}}$
81	5. Electrical Characteristics for the A/D Converter	Changed the items of "Zero transition voltage" and "Full- scale transition voltage". Unit : LSB $\rightarrow$ V Value : value $\rightarrow$ AVSS $\pm$ value LSB Value : AVRH $\pm$ value $\rightarrow$ AVRH $\pm$ value LSB Changed the name of the operating clock
		Changed the name of the operating clock machine clock $\rightarrow$ peripheral clock

The vertical lines marked in the left side of the page show the changes.



## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.